Collection
Write a comment
HP 9810A
System
| Company: | HP (Hewlett-Packard) |
| Introduction: | 1971 |
| Maximum number of CPUs: | 1 |
| Price: | 4970 |
| uses architecture: | HP 2116 |
| can contain: | HP HP 9810 |
| System class: | Desktop |
| Contains: | HP HP 9810 |
- Details
Write a comment
- Details
Write a comment
CPU Trainer
System Class
| System class: | CPU Trainer |
| system in this class: | TI LCM-1001 |
| system in this class: | Intel SDK-85 |
| system in this class: | DEC H500 Computer Lab |
| system in this class: | D-X Designs P112 |
| system in this class: | MultiTech MicroProfessor I/65 |
| system in this class: | MultiTech MicroProfessor 1B |
| system in this class: | Atmel AVR Demo Board |
| system in this class: | Atmel AT89/90 Starter Kit |
- Details
Write a comment
SBP0400 (Silicon Bipolar 0400)
CPU Architecture
| Word size: | 4 |
| architecture used in: | TI LCM-1001 |
| cpu using this architecture: | TI SBP0400 |
| cpu architecture class: | Bitslice |
- Details
Write a comment
TI SBP0400
CPU Chip
| Company: | TI (Texas Instruments) |
| Introduction: | 1976 |
| Word size: | 4 |
| can be contained in: | TI LCM-1001 |
| cpu architecture class: | Bitslice |
| cpu architecture: | SBP0400 (Silicon Bipolar 0400) |
- Details
Write a comment
TI LCM-1001
System
| Company: | TI (Texas Instruments) |
| Introduction: | 1976 |
| Maximum number of CPUs: | 1 |
| uses architecture: | SBP0400 (Silicon Bipolar 0400) |
| can contain: | TI SBP0400 |
| System class: | CPU Trainer |
| Contains: | TI SBP0400 |
- Details
Write a comment
- Details
Write a comment
TMS9900
CPU Architecture
| Endianness: | big |
| Word size: | 16 |
| architecture used in: | TEP FTI990 |
| architecture used in: | TEP PC95 |
| cpu using this architecture: | TI TMS9900 |
| cpu architecture class: | CISC (Complex Instruction Set Computer) |
- Details
Write a comment
CISC (Complex Instruction Set Computer)
CPU Architecture Class
| cpu architecture in this class: | TMS9900 |
| cpu architecture in this class: | HP 2116 |
| cpu architecture in this class: | x86 |
| cpu architecture in this class: | 8080 |
| cpu architecture in this class: | 6502 |
| cpu architecture in this class: | 68000 |
| cpu architecture in this class: | IA32 (Intel Architecture 32-bit) |
| cpu architecture in this class: | x86_64 |
| cpu architecture in this class: | PDP-11 (Programmable Data Processor 11) |
| cpu architecture in this class: | Capricorn |
| cpu architecture in this class: | P800 |
| cpu architecture in this class: | ACT (Arithmetic, Control, and Timing) |
| cpu architecture in this class: | MCS-48 |
| cpu architecture in this class: | GE 4000 |
| cpu architecture in this class: | CP1600 |
| cpu architecture in this class: | TMS340 |
| cpu architecture in this class: | Teleperm M AS () |
- Details
Write a comment
Industrial
System Class
| System class: | Industrial |
| system in this class: | TEP FTI990 |
| system in this class: | TEP PC95 |
| system in this class: | DEC DMCC |
| system in this class: | DEC ETM05-FD |
| system in this class: | DEC rtVAX 3305 |
| system in this class: | Philips Carin Prototype |
| system in this class: | Honeywell HON 10/91M |
| system in this class: | Honeywell 4500 |
| system in this class: | Honeywell TDC2000 |
| system in this class: | Honeywell TDC3000 |
| system in this class: | Siemens Teleperm M AS 235 K |
| system in this class: | VEB Treptow Ursatron 5000 Serviceeinheit |
| system in this class: | Rockwell Collins FCC-702 Flight Control Computer |
- Details
Write a comment
TI TMS9900
CPU Chip
| Company: | TI (Texas Instruments) |
| Endianness: | big |
| Introduction: | 1976 |
| Structure: | microcoded |
| Technology: | 4um NMOS, 8,000 transistors |
| Word size: | 16 |
| can be contained in: | TEP FTI990 |
| cpu architecture class: | CISC (Complex Instruction Set Computer) |
| cpu architecture: | TMS9900 |
- Details
Write a comment
Cypress CY7C601
CPU Chip
| Company: | Cypress |
| Endianness: | bi |
| Introduction: | 1988 |
| Technology: | 800nm CMOS, 1.8 million transistors |
| Word size: | 32/64 |
| can be contained in: | Tadpole SPARCbook I |
| cpu architecture class: | RISC (Reduced Instruction Set Computer) |
| cpu architecture: | SPARC (Scalable Processor Architecture) |
- Details
Write a comment
Laptop
System Class
| System class: | Laptop |
| system in this class: | Tadpole SPARCbook I |
| system in this class: | Tadpole ALPHAbook 1 |
| system in this class: | IBM PC Convertible (5140) |
| system in this class: | IBM PS/2 Note N33 (8533) |
| system in this class: | Wang WLTC |
| system in this class: | GRiD GRiDCase Plus |
- Details
Write a comment
Tadpole SPARCbook I
System
| Company: | Tadpole |
| Dimensions: | 30 x 5 x 21.5 cm |
| Introduction: | 1992 |
| Maximum memory size: | 32MB |
| Maximum number of CPUs: | 1 |
| Weight: | 3kg |
| uses architecture: | SPARC (Scalable Processor Architecture) |
| runs os: | Sun SunOS/Solaris |
| can contain: | Cypress CY7C601 |
| System class: | Laptop |
| Contains: | Cypress CY7C601 |
- Details