SECTION	13.1	PTS 6814/24 CPU-IDENTIFICATIONS	PAGE	13-2
	13.2	INSTALLATION DETAILS		13-3
	13.3	INTERFACE CONNECTIONS		13-6
	13.4 13.4.1 13.4.2 13.4.3 13.4.4 13.4.4.1	V24 CONTROL UNIT General Facilities Control Unit States Hardware-Software Interface Details V24 Status Word		13-12 13-12 13-12 13-13 13-14 13-15
	13.5	HARDWARE SOFTWARE INTERFACE DETAILS CPU		13-17
	13.6 13.6.1 13.6.2	HARDWARE SOFTWARE INTERFACE DETAILS MIOP IOP Memory Management Unit-Functions		13-19 13-19 13-20
	13.7 13.7.1 13.7.2	POWER SWITCH ON AND TEST Automatic Test Micro Diagnostic Test		13-22 13-24 13-24
	13.8	SHORT DESCRIPTION OF TESTPROGRAMS		13-26
	13.9 13.9.1	SHORT ROUTINES Short Routine MMU		13-28 13-28
		LIST OF ILLUSTRATIONS		
FIGURE	13.3 13.4	CP7RA LINK POSITIONS CP7RA CONNECTORS (REAR VIEW) V24 AND PANEL INTERFACE V24 INTERFACE STATES INSTRUCTION-/COMMAND-WORD FORMATS V24 PERIPHERAL INTERFACE DIALOGUES IOP COMMAND FORMATS MEMORY MANAGEMENT PAGE FAULT SEQUENCE START PROCEDURE AUTOMATIC TEST MICRO DIAGNOSTIC TEST		13-3 13-6 13-12 13-13 13-14 13-16 13-19 13-21 13-22 13-23 13-24 13-25
		LIST OF TABLES		
TABLE	13.1 13.2 13.2a 13.3 13.4	SELECT IPL INPUT DEVICE V24 INTERFACE SPEED SELECTION INTERFACE SIGNALS (CONNECTORS 1,3,5) TEST CONNECTOR NO. 6 (DEVELOPMENT ONLY) INTERRUPT/TRAP LEVELS		13-4 13-5 13-7 13-11 13-17

13.1 PTS6814/24 CPU IDENTIFICATIONS

Type number

: CPU board CP7R (CP7RA) with integrated serial CU (V24).

Test Programs

: CPU

- TP57RE Mem TSC rel.4 see chapter 14

MIOP

Integrated CU PER3100 - PERTST

Devices

PER3100

- PTS 6862-003

Power Consumption:

- +5VL

9A

- +12VL

50mA

- -12VL

50mA

Note: 12NC code on the sticker on the board.

CP7R : 5111 199 6758X

CP7RA: 5111 199 6201X (5322 216 21084) CP7RA: 5131 194 44400 (PTS)




Figure 13.1 (CP7RA) LINK POSITIONS

3	2	1	0	WORD	IPL WORD	MEMORY ADDRESS
OPS3N	OPS2N	OPS1N	OPSON			HEX
0 0 0 0 0 0 0 1 1 1 1 1 1	0 0 0 1 1 1 0 0 0 1 1 1	0 0 1 1 0 0 1 1 0 0 1 1	0 1 0 1 0 1 0 1 0 1 0 1	0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15	255 254 253 252 251 250 248 247 246 245 244 243 241 240	1FE 1FC 1FA 1F8 1F6 1F4 1F2 1EC 1EC 1EA 1E8 1E6 1E4 1E0

Table 13.1 SELECT IPL INPUT DEVICE

The following diagram shows the identification that is silkscreened on the card and an example of word selection:


Example: word 3, memory address 1F8. The content of this word is loaded in register A15 during IPL.

In P6814/24 These Straps are set to '0'

1	nsmit, ink Po		Baud Rate	
D	С	В	Α	
0 0 0 0 0 0 0 1 1 1 1 1	0 0 0 1 1 1 0 0 0 1 1 1 1	0 0 1 1 0 0 1 1 0 0 1 1 0 0	0 1 0 1 0 1 0 1 0 1 0 1 0 1	50 75 110 134.5 150 300 600 1,200 1,800 2,000 2,400 3,600 4,800 7,200 9,600 19,200

Table 13.2 V24 INTERFACE SPEED SELECTION

The following diagram shows the identification that is silkscreened on the card, and an example of speed selection:



Selected speed is 600 bauds (PER 3100)

Note: The maximum speed authorised for the PER 3100 is 600 bauds.

13.3 INTERFACE CONNECTIONS see also chapter 6

Control Panel Int.	n No. Signal Name	801 02 03 04 05 04 05 06 10 11 12 10 11 12 14 14 16 17 18 18 19 19 10 10 11 10 11 11 11 12 14 15 16 17 18 18 18 18 18 19 10 10 10 11 11 12 13 14 15 16 17 18 18 18 18 18 18 19 10 10 10 10 10 10 10 10 10 10
Connector 5 - FPP and	in No. Signal Name Pi	5A01 02 03 1503N 04 1504N 05 1506N 06 1506N 1506N 17 18 19 10 11 12 13 14 15 10 11 15 10 11 12 13 14 15 16 17 18 19 19 19 19 19 19 19 19 19 19
	Signal Name P	-18V Ground BIEC 1 BIEC 2 BIEC 3 BIEC 3 BIEC 6 BIO 03N BIO 07N BIO 07N BIO 07N BIO 07N BIO 07N BIO 13N BIO 11N BIO 11N BIO 07N
3 - GP Bus Interface	gnal Name Pin No.	+18V 3B01 B1EC 0 02 B1EC 2 03 B1EC 4 04 SCE 1N 05 B10 00N 08 B10 04N 10 B10 04N 11 B10 06N 11 B10 06N 11 B10 12N 11 B10 14N 15 OK0 16 PWFN 15 OK0 16 PWFN 13 CHA 22 TMEN 23 TMEN 23 TMEN 33 TMEN 33 TM
Connector	Pin No. Si	3401 02 03 03 04 05 06 07 07 08 11 11 12 12 13 14 14 15 16 17 18 18 19 19 19 19 19 19 19 19 19 19 19 19 19
Interface	Signal Name	DV GND DKDA DKDA
and 10P L	e Pin No.	1801 002 005 005 006 007 007 008 008 110 110 110 110 110 110 110 110
1 - V24	. Signal Nam	CT 104 CT 107 CT 107 CT 108 CT 133 CT 133 CT 133 ER01N BR02N BR05N BR05N BR05N BR05N BR05N BR10N BR11N
Connector	Pin No	1A01 032 005 005 006 007 008 008 111 121 131 132 222 224 227 228 228 229 330 331 332 335 335

Figure 13.2 CP7RA CONNECTORS (REAR VIEW)

Signal Name	Source (Pin No)	Destination (Pin No)	Description				
ACN	GPB C.U.s	CP7R/G (3A34)	Active low to indicate to the CPU that the C.U. accepts the request to carry out a designated function.				
BROON-15N	IOP CUs	CP7R/E (1A11-26)	Break Request Lines active low, BROO has the highest priority.				
BAWOFN	Power Supply	CP7R/J (5B23)	When semi-conductor memories are employed, this signal (Battery Was Off) indicates that data has been lost.				
BIEC 0-5	GPB C.U.s	CP7R/E (3A02-04	Binary Coded Interrupts				
BIO 00-15N	CP7R/D (3A08-15, 3B08-15)	3803-05)	Bidirectional data lines between CP7RA and all GPB Master and Slave Units.				
BSYN	GPB Masters	CP7R/K (3A38)	A bidirectional line between all GPB Masters; when a Master has been selected this line is low to indicate Busy to other Masters.				
BUSRN	GPB Masters	CP7R/K (3A36)	A bidirectional line between all GPB Masters; any Master may force this line low to request the Bus.				
BOFFN	CP7R/G (5B13)	FPP	Active low to inhibit BIO and enable FPP to set BIO instead.				
BSYCPUN	CP7R/K (5A12)	FPP	Active low indicates that the CPU is Busy with the Bus.				
СНА	CP7R/I (3A27)	GP Bus	When received by the Memory CHA = 1 for Character Operation and CHA = 0 for Word Operation. For Control Units and External Registers CHA = 0.				
CLEARN	CP7R/D (3A39)	GPB Masters and Slaves	General reset of all devices, active low for a minimum time of 90'S.				
CPINTN	CP7R/E (5B05)	CP7R	Control Panel Interrupt, to be linked at the Back Panel to the Interrupt (IS) Lines.				
CT103	CP7R/D (1AO2)	D.T.E.	Serial data				
CT104	D.T.E.	CP7R/D (1AO1)	Serial data				
CT107	D.T.E.	CP7R/D	Modem ready				
CT108	CP7R/D (1AO5)	(1AO4) D.T.E	Connect Modem to Line				

Table 13.2a INTERFACE SIGNALS (CONNECTORS 1,3,5)

Signal Name	Source (Pin No)	Destination (Pin No)	Description
CT133	D.T.E	CP7R/D (1AO7)	Ready for Receiving
DONEFN	FPP	CP7R/A (5A14)	Indicates to the CPU that the FPP has finished the transfer.
FLOCRO-1	FPP	CP7R/G (5B14,5A15)	From the FPP Condition Register to the CPU Condition Register.
FLOACT	CP7R/G (5A11)	FPP	Sent at the beginning of an FPP instruc tion to time the actual processing and to synchronise the end of the operation.
FPPABS	FPP	CP7R/J (5B15)	When the FPP Card is inserted this signal is forced low.
GFETCH	CP7R/C (5A13)	CP7R/N	Indicates an Instruction Fetch cycle and restarts the CPU sequensor in some cases.
IPLRMTN	Remote Terminal	CP7R/J) (5A32))	These 3 signals are all associated with the same function, i.e. to indicate,to
IPL		CP7R/J)- (5B3O))	the CPU External Test Logic that a code is to be received on Lines OPS OON-O3N
IPLN		CP7R/J) (5B32))	15 to be received on Lines or 3 con-con
IS03N-07N	CUs	CP7R/E (5A03-07)	Interrupt Request Lines
INTSERN	CP7R/D (5B06)	CP7R/	An Interrupt from the Operator Interface (Serial Interface) when either a Write, Read, Wait or Echo condition is active. This signal is linked on the Back Panel to the Interrupt IS Line
LOCK	Control Panel	CP7R/D (5A30)	LOCK = 0 means Control Panel functions are enabled; LOCK = 1 means Control Panel functions are inhibited.
MAD 00-15	CP7R/I (3B26-41)	GPB Slaves	Used with MAD 64-512 to represent a Memory Address in true value. MAD 00 is the most significant bit.
MAD 64-512	CP7R/I (3B42-43, 3A42-43)	GPB MENS	See above.
MSN	GPB Masters	CP7R/K (3A37)	A bidirectional line between all GPB Masters; originating from the Master selected to indicate to all other Master that a Master is selected.

Table 13.2a INTERFACE SIGNALS (CONNECTORS 1,3, 5)-CONT'D

Signal Name	Source (Pin No)	Destination (Pin No)	Description				
око	CP7R/L (3A16)	Next Master	The Bus Controller sends OKO to search for the highest priority of the Master requesting the Bus.				
OKIO/00	CP7R/L (1A35	CP7R/L (1B35)	Derived from the OKO signal OKIO is the input to IOPO, and OKOO is the output of IOPO.				
OKI1/01	CP7R/L (1A36)	CP7R/L (1B36)	Derived from the OKO signal OK11 is the input to IOP1 and OK01 is the output of of IOP1.				
osc	CP7R/A (5A17)	FPP	Derived from the CPU basic clock frequency of 45nSec.				
OPSON-3N	Remote Device	CP7R/J (5B26-29)	Four address lines, the code of which is used to address the last sixteen words of the Bootstrap.				
PAFN	CP7R/G		Page Fault				
PWFN	(5B2O) Power Supply	CP7R/K (3A17)	Indicates to the CPU that a Power Failure has occurred. The CPU only enters the Power Fail Routine if the failure is for 10mS or more. If less than 10mS the Power Failure is ignored.				
RESETN	CP7R/D (5B34)	Control Panel	Derived from the Power Supply signal RSLN signal RESETN is the Master Reset for the Control Panel				
RSLN	Power Supply	CP7R/A (3B17)	To ensure an orderly start procedure this signal stays low until power has stabilised.				
RTCE		CP7R/G (5A35)	Real Time Clock Enable				
SDMP	CP7R/D (5A34)	Control Panel	Serial Data Master to Panel				
SDPM	Control Panel	CP7R/D (5A31)	Serial Data Panel to Master				
SPYC	CP7R/K (3A35)	Masters	Scan Priority Chain (Low active)				
TMEN	CP7R/K (3A30)	Ext. Reg.	Timing Master to External Register, active low to validate the addresses and data; this signal also resets the Timeout Circuit.				
TMFN	CP7R/G (5B12)	FPP	Timing Master to Floating Point Processor, active low to validate the addresses and data.				

Table 13.2a INTERFACE SIGNALS (CONNECTORS 1,3, 5)-CONT'D

Signal Name	Source (Pin No)	Destination (Pin No)	Description
TMRN	CP7R/K	Memory	Timing Master to Memory, active low to validate addresses and data. This signal also resets the Timeout Circuit.
TMPN	CP7R/K (3A31)	· · · · · · · · · · · · · · · · · · ·	
TPMN	CP7R/K (3A32)	Master	Timing Peripheral to Master, active low to validate data. Reply_to TMPN.
TRMN	CP7R/K (3A28)	Master	Timing Memory to Master, active low to validate data. Reply to TMRN or TMEN.
SCEIN	CP7R/E (3A05)	00.70 (0	Scan External Interrupts
RTCZ1N	Power Supply	CP7R/G (5B25)	
WRITE	CP7R/I (3A26)	GP Bus	Indicates to the GPB Slaves the direction of Bus Transfer; WRITE = 1 means Transfer Master to Slave, WRITE = 0 means Transfer Slave to Master.

Table 13.2a INTERFACE SIGNALS (CONNECTORS 1,3, 5)-CONT'D

Pin	Sig. Name	Description
6B01 02 03 04 05 06 07 08 09 10 11 12 13 14 15 16 17 18 19 20	ROMADO8 07 06 05 04 03 02 01 ROMADOO BSYIOP BSYCPUB TMP TMR OSCENB RSLFN APA 5V 5V	Micro-program ROM Address Lines, note - that only 9 of the 11 lines are available here, for ROMAD 09 and 10 see pins 6A17 and 6A18. (CP7R/B) (CP7R/L) Indicates CPU busy with Bus (CP7R/K) Indicates Transfer Master to Peripheral (CP7R/K) Indicates Transfer Master to Memory (CP7R/K) Enables the internal clock (CP7R/A) - Not used Simulates RSLN from the Power Supply (CP7R/A) Enables an external test of the CPU Sequencer signal AP (CP7R/A)
6A01 02 03 04 05 06 07 08 09 10 11 12 13 14 15 16 17 18 19 20	DOO 01 02 03 04 05 06 07 08 19 10 11 12 13 14 D15 ROMAD10 ROMAD09 OV))- 3 - state internal CPU Bus (CP7R/D))))) - See pin nos 6B01-6B09

Table 13.3 TEST CONNECTOR NO. 6 (DEVELOPMENT ONLY)

13.4 V24 CONTROL UNIT

13.4.1 GENERAL

An USART 8251 is used as interface between Console Typewriter and CU. The type 8251 is also used for the interface Control Panel - CPU.

USART: Universal Synchronous Asynchronous Receiver Transmitter.

: Selectable baudrate : 50 - 19.200 baud.

Panel: Fixed baudrate : 4800 baud.




Figure 13.3 V24 AND PANEL INTERFACE

: 5 straps total (baudrate and CT133)

CU Address : /10 (fixed)

Int. level: 7

HSI : see page 13-13

13.4.2 FACILITIES

I/O DEVICE INTERFACE

- * Connection to an I/O device having V24/28 interface according CCITT.
- * Programmed channel with or without using interrupt handling.
- * The CU is working in half duplex mode. However, the line to an I/O device may be a so called 4 wire connection. 4 Wire line connection allows echo mode (software selection).
- * The V24 line 'Ready For Receiving' CT133/CT119 may control the throughput during the output mode. (Used by PER3100). To be selected by a strap.


 * Used V24 lines: CT101, 102, 103, 104, 107, 108, 109, 133. CT 107/108 must be
- controlled by CU/CTW.
- * Break detection in order to set control panel interrupt.
- * Transfer rate 50, 75, 110, 134.5, 150, 300, 600, 1200, 1800, 2000, 2400, 3600, 4800, 7200, 9600, 19.200 bits/sec.
- * Character of line composed of:
 - 1 Start bit, rec. 1 or 2 Stop bits, trx. 2 Stop bits (normally).
 - 8 Data bits
 - Software selectable (parity bit) (number of stop bits).
 - Device address /10 (non selectable)

PANEL INTERFACE

- * A-synchronous interface according CCITT V28 for serial transmission and reception.
- * Transfer rate 4800 bits/sec.
- * Character on line composed of:
 - 1 Start bit, (at least) 2 Stop bits.
 - 8 Data bits
 - (no parity)


Note: For interface connections see chapter 4 - figure 36, 37.

13.4.3 CONTROL UNIT STATES



Note: The states of the V24 Interface have a different significance at CPU level. Only ECHO, OUTPUT, INPUT are read by the V24 Status Indicators. When these bits are all zero, the CU is in the Inactive State.


Figure 13.4 V24 INTERFACE STATES



Note: * Bit 14 = 1: only one stop bit (necessary it terminal operates with one stop bit

Figure 13.5 INSTRUCTION-/COMMAND-WORD FORMATS

13.4.4.1 STATUS WORD



NOT OPERABLE

Bit 15 is set if the device is not connected or not operable.

THROUGHPUT ERROR

Bit 14 is set during input mode, if the interrupt is not yet answered by the CPU (INR) and the next input character arrives.

PARITY ERROR

Bit 13 is set when during input mode the received character has incorrect parity.




Figure 13.6 V24 PERIPHERAL INTERFACE DIALOGUES

13.5 HARDWARE SOFTWARE INTERFACE DETAILS CPU

In case the CPU detects either an unknown instruction code or a priviledged instruction in USER mode, the CPU will jump to the TRAP routine. Actions executed by the CPU are slightly different from an interrupt:

- store Program Counter (here: address of the 'wrong' instruction. - store PSW (save condition register) **STACK**
- update A15 (for possible interrupt)INHibit for interrupts
- USER to SYSTEM mode
- ABI to address /7E (/7E contains the startaddress of the TRAP routine)

Memory Layout of Interrupt and Trap Table:

Priority Level	Address	Memory
0	0	Routine Address PWF/AR
1	2	Routine Address PI Standard
2	4	Routine Address RTC
3	6	Not used
4	8	Routine Address INT4
		Machine Dependant
60	78	Routine Address INT60
	┌ ^{7A}	Page Fault
TRAP ENTRIES	7C	D-Format Standard
	L 7E	Invalid Instructions

Table 13.4 INTERRUPT/TRAP LEVELS

Three kinds of traps can occur:

Memory Access Fault

Trap entry: /7A

This trap is activated whenever the CPU (User Mode) is informed of a "Page Fault" detection in the Memory Management Unit. For the particular trap, in addition to the P and PSW registers, a third parameter is pushed up into the stack: the 3rd word contains the Logical Page Number (LPN) on which the page fault was detected:

FORMAT:

	= O LPN						= 0								
0	1	2	3	4	5	6	7	8	9	10	11	12	13	14	15

Not Wired Instruction in D-Format

Trap entry: /7C

This trap can be used for software simulation of not wired instructions of the D-format type (OPC = 1101, T8 mode).

Invalid Instructions


Trap entry: /7E

This trap is dedicated for "abort" action if any of the following are detected:

- . non-existing instructions
- . privileged instructions detected in User Mode
- . system stack access in User Mode

13.6 HARDWARE SOFTWARE INTERFACE DETAILS MIOP

13.6.1 JOP WRITE EXTERNAL REGISTER INSTRUCTIONS (WER)



IOP Address; for MIOP always 000 or 001 (IOPØ or IOP1). PA

SA

Τ

Sub-channel address linked to PA to give the 6-bit C.U. address. Type of WER = 0 (WER 1), = 1 (WER 2 and 3). Word Transfer Indicator: = 0 transfer is an 8-bit character W Μ Output Mode: = 1 direction of exchange is memory to C.U.

Address Bits (MAD128 and MAD64). If WER 3 is used these bits are R

overwritten by the MSA Field.


12-bit block length: depending on W the block length is eiger a number BL of words or characters. When BL = 0 the length is 2^{12} words or bytes.

LSA Least significant bits of the memory start address of the block to be

read or written.

MSA Most significant bits of the memory start address.

READ EXTERNAL REGISTER INSTRUCTION (RER)



IOP Address: for MIOP always 000 or 001 (IOPØ or IOP1). PΑ

SA Sub-channel address: linked to PA to give the 6-bit C.U. address.

Indicates the remaining length to be transferred. BL

Figure 13.7 IOP COMMAND FORMATS

13.6.2 MEMORY MANAGEMENT UNIT - FUNCTIONS

The Memory Management Unit (MMU) is a hardware facility which provides extended memory addressing and memory protection facilities for the P857R system.

EXTENDED MEMORY ADDRESSING (TRANSLATION)

The principal function of the MMU is to extend the memory addressing up to 512K physical words (20 address bits). (See Figure 13.8). The basic rules for the operation of this facility are as follows:


- . A 16 segment table is pre-loaded with page addresses by one Table Load Instruction.
- . All CPU/Memory transfers via the MMU use the four most significant address lines (MADO-3) to select the table segment (page 0-15). The content of each page gives the 8 most significant MAD address bits plus 3 control bits.
- . The Table Store instruction is used by software to read the 16 word segment table for test purposes or for dynamic relocation.

MEMORY PROTECTION

For memory protection purposes 2 information bits are loaded into the segment table at the same time that the TL instruction loads the page addresses; these information bits are:

- . Bit 6 (E) Page Error if 1 page restricted to system mode only.
- . Bit 7 (R) Read Only Indicator = 1 to protect the page against Write operations If a program in User Mode attempts to Write on this page then the translation is blocked.

In both of these cases the MMU indicates to the CPU that a Page Fault (PAF) has occured.



ABBREVIATIONS

PAL - PAGE ADDRESS LEAST SIGNIFICANT

PAM - PAGE ADDRESS MOST SIGNIFICANT

E - PAGE ERROR. = 1 EXCEPT FOR MEMORY
RESIDENT PAGES OF USER PROGRAM

R - READ ONLY INDICATOR, = 1 TO PROTECT
THE PAGE AGAINST WRITE OPERATIONS

M - MODIFIED INDICATOR, = 1 WHEN A WRITE
OPERATION IS PERFORMED FOR THAT PAGE

LPN - LOGICAL PAGE NUMBER

DISPLACEMENT - GIVES THE ADDRESS RELATIVE TO THE
BEGINNING OF THE LOGICAL PAGE NUMBER

MAD - MEMORY ADDRESS LINES

Figure 13.8 MEMORY MANAGEMENT

MODIFIED PAGE

This feature indicates to the operating system if a page needs to be "swapped out" or not. If it does not need to be "swapped out" then the new page can be overwritten so saving time. This possibility is indicated by bit 8 (M) which is set to "1" by the MMU whenever a Write operation (Store Instruction) is performed on a specific page.

PAGE FAULT

When an attempt is made to write into a protected page or access is made in user mode to a page that is restricted to system mode only, the MMU signal "Page Fault" initiates an interrupt TRAP Routine at the CPU. The sequence of events is indicated in the following Flow Chart:




Figure 13.9 PAGE FAULT SEQUENCE

13.7 POWER SWITCH ON AND TEST

At switch-on a sequence of events takes place before the system is ready to go. This sequence of events may be considered as three separate phases.

- . Phase 1 Automatic Test
- . Phase 2 Microdiagnostic Test (only necessary if problems are expected)
- . Phase 3 Load IPL (Initial Program Loader)

The hexadecimal codes of the HHCP and FRCP that are displayed after an event are indicated in the following flowcharts.




Figure 13.10 START PROCEDURE

13.7.1 AUTOMATIC TEST

An automatic test is executed at the power-on time. It tests the major part of the C.P.U., the Control Panel Interface, a part of the Control Panel itself and its cable. This test is terminated by displaying a code (FFFC) if the panel was not in LOCK state and if the test was O.K.

This automatic part of the test is of "go-no go" type. If the expected code is not displayed it is not possible to distinguish if the problem is due to the C.P.U., to the Control Panel or its cable and it is not possible to run further tests.

But if this first phase runs well and if displaying is possible and correct, in the second phase the C.P.U., C.U. and Memory failures could be distinguished from one another.




Figure 13.11 AUTOMATIC TEST

13.7.2 MICRODIAGNOSTIC TEST

The second phase is initialized by pressing the O and TEST push buttons on the Control Panel and it consists of the end of the C.P.U. test, RAM test (up to 32K), CPU-CU V24 (Address /10) dialogue test and MMU/IOP (MIOP) test.

At the end of this second phase, another code is displayed meaning either the correct end of test or an error.

These codes are:

C.P.U. error : Code 0001

BUS or CU error : Code 0002 or YY02

BUS or RAM error : Code XXO3 O.K. : Code YYO4 MIOP error : Code YY10

XX = Most significant 8 bits of the memory address causing the error.

YY = Most significant 8 bits of the last memory address.

The operator can read the address causing the error in A1, and the contents of this address read by the CPU in A2.




Figure 13.12 MICRODIAGNOSTIC TEST

13.8 SHORT DESCRIPTION OF TESTPROGRAMS

TESTPROGRAM TP 57 RE (PTS-108)

Mem. size 8Kw. No output on CTW. No power failure allowed.

Procedure:

. TPI

For this program the number of runs is output in hexadecimal format on sop panel. If an error occurs the count is stopped but no information on the error is done. It is only a GO/NO GO test.

If a parasitic interrupt occurs, its level is output on the sop panel with flashing lamps.

One complete CPU test lasts 1 - 2 seconds.

Tested: all CPU instructions are tested one by one.

I/O instructions and bus controller are not tested.

Procedure 5111 991 11291 = procedure CP57RE 5111 991 10353 with addendum PTS6000 5111 991 11381

Listing 5111 991 11201 Program 5111 991 62531

PROGRAM TEPAF (PTS-110)

32kw mem. min.
test for page fault, RTC also allowed.
test of auto restart

.IPL

- switch on the RTC (LOCK for PF/AR) The program loops continuosly.
- one loop lasts about 0.1 sec.)

For this program the number of runs is output in hexadecimal format on soppanel. If an error occurs the count is stopped but no information on the error is done. It is only a GO/NO GO test.

If a parasitic interrupt occurs, its level is output on the sop panel with flashing lamps.

--- for more info: see official description of testprograms ----

 Tested: correct processing of a page fault trap correct resuming of the instruction, which caused the page fault correct handling of RTC and Power Failure.


Procedure 5111 991 11311 = Procedure REPAF 5111 991 10371 with PTS6000 addendum 5122 991 11381


Listing 5111 991 11221


Program 5111 199 62511

mem. size 32 kw min. test of MMU in memory size 0 - 32kw. RTC. PF/AR allowed.

- . IPL
- . display /700 = restart point = after reception of unexpected interrupt.
- change registers:







S = standard tests

- switch on RTC

The check which is executed, is displayed on the terminal.

- . /700 normal end
- . /5EO info stop
- /5FO error stop A1 contains error code.
 (see also official description of testprogram).

Note: some checks are in inhibit mode. In such a case the power fail interrupt may be handled too late and auto restart fails.

13.9 SHORT ROUTINES

For CTW see chapter 9.6

13.9.1 SHORT ROUTINE MMU

00001				IDENT	MMU2	
00003			* *PROGRAM	TO TEST	MMU FUNCTIONS	
00004 00005 00006 00007 00008 00009 00010			*STORE O *EACH TI *MODIFIE *WHEN TH	PERATION ME THE CP D, GIVING E PROGRAM	IN PAGE 2. -INT BUTTON IS PRESSED TRAPS ON ACCESS PAGE IS STOPPED BY A HLT I	TRAPPED ON A NOT ALLOWED THE PROGRAM WILL BE ON WRITE ACCESS PAGE 2 NSTRUCTION IT IS POSSIBLE E SEGMENT TABLE (/300).
00012		0006	CPLEV	EQU AORG	6	FOR P854; /E IF P858/P859; C IF PTS 6814/24
00014	070S 0700	8841 0300	PROGINT	TS	/100 /300	SEGMENT TABLE TO MEMORY
00015 00016	0104	20F8 207F		RIT	/10	CUECURATHT TARLE . CTACK
00017	0108 010A	8840 0200		HLT TL	/200	CHECKPOINT:TABLE + STACK LOAD SEGMENT TABLE INTO MIOP
00019	010E	87AO 0150		LDKL	Al5,/150	LOAD STACK POINTER
00019	0115	8120 OFFE		LDKL	Al,/FFE	PROGRAM COUNTER OF USER
00057 00050	0114 0116 0118	813F 8120 4041		STR LDKL	AL.AL5 AL./4041	TO THE STACK PSW OF USER
00023	011A 011C 011E	813F 8120 0160		STR LDKL	Al.Al5 Al./160	TO THE STACK START ADDRESS TRAP ROUT.
00024	0122	8141 007A		ST	A1,/7A	PAGE FAULT TRAP ENTRY
00025	0124 0126	9750 9750		LDKL	Al./100	START ADDRESS PROG.INT ROUT.
92000	0128 0128	8141 0002		ST	A1,2	LEVEL 1
00027	015E	8120 0400		LDKL	Al./400	START ADDRESS CPINT ROUTINE
00028	0132	8141 0006		ST	Al, CPLEV	LEVEL: P854=3, P858/9=7
00029 00030	0134	F O3E		RTN AORG	Al5 /160	START USER PROGRAM (LEVEL=/10)
00031	0165 0160	8841 0300	TRAP	TS	/300	SEGMENT TABLE TO MEMORY
00033 00035	0164 0166 0168	207F 8120 200C		HLT LDKL	Al./200C	CHECKPOINT: TABLE + STACK RESTART USER
00034	016C	8141 0150		ST	Al./150	PROGRAM AT ADDRESS /2000 (=/3000)
00035 00036	016E 0170	813E F03E		LDR* RTN	A1.A15 A15	ALS ADJUSTED +2 AFTER PAGE FAULT TRAP
00037 00038	0200	0000	SEGTAB	AORG Data	/200 /0000	SEGMENT TABLE PAGE O
00039	0202 0204	0400 0000		DATA DATA	/0400 /0008	PAGE 1 PAGE 2
00041 00042	0400	8120	CPINT	AORG LDKL	/400 Al,/200	ROUTINE TO CHANGE TABLE :PAGE 1
00043	0402 0404 0406	0200 B141 0202	V. 2.11	XRS	Al./202	BIT 6 (E) SET OR RESET
00044 00045	0408 040A	200F F03E		RIT	/OF	RESET CONTROL PANEL INT.
00046 00047			HOED	RTN AORG	Als /FFE	GO BACK TO USER PROGRAM
00048	0FFE 1000 1002 1004	013F 1102 8F 20 2000	USER PAGEL	ADK ABL	Al./3F Al.2 /2000	PAGE D IS ACCESSED PAGE 1 IS ACCESSED BRANCH TO PAGE 2 (/3000)
00050 00051	3000	8141	PAGE2	AORG ST	/3000 Al./500	STORE INTO PAGE O
00052	3002 3004 3006	0500 8140 2200		LD	Al./2200	LOAD FROM PAGE 2
00053	3008 300A	8141 2200		ST	Al./2200	STORE INTO PAGE 2 (TRAPPED)
00054 00055 00056	300C 300E	2804 0000		LKM Data End	0	CALL SYSTEM MODE VIA PROG. INT