# WESTERN DIGITAL

## C O R P O R A T I O N

# **PR1472 (PSAR)**

# **Programmable Synchronous & Asynchronous Receiver**

#### **FEATURES**


- SYNCHRONOUS, ASYNCHRONOUS OR ISOCHRONOUS OPERATION
- DC TO 640K BITS/SEC (1X CLOCK) PR1472-01;
   DC TO 100K BITS/SEC PR1472
- PROGRAMMABLE MATCH (FILL) CHARAC-TER WITH MATCH DETECT FLAG.
- INTERNAL OR EXTERNAL CHARACTER SYNCHRONIZATION
- NINE BIT WIDE RECEIVER HOLDING REGISTER
- SELECTABLE 5, 6, 7 OR 8 BITS PER CHARACTER
- EVEN/ODD OR NO PARITY SELECT
- PROGRAMMABLE CLOCK RATE; 1X, 16X, 32X OR 64X
- AUTOMATIC START AND STOP BIT STRIP-PING
- AUTOMATIC CHARACTER STATUS AND FLAG GENERATION
- THREE STATE OUTPUTS BUS STRUCTURE CAPABILITY
- DOUBLE BUFFERED
- TTL & DTL COMPATIBLE INTERNAL ACTIVE PULLUP
- COMPATIBLE TRANSMITTER, PT1482

### **GENERAL DESCRIPTION**

The Western Digital PR1472 (PSAR) is a programmable receiver that interfaces variable length serial data to a parallel data channel. The receiver converts a serial data stream into parallel characters with a format compatible with all standard Synchronous, Asynchronous, or Isochronous data communications media.

Contiguous synchronous serial characters are compared to a programmable Match-Character Holding Register, character synchronized and assembled. Programming the Asynchronous or Isochronous Mode provides assembly of characters with start and stop bit(s) which are stripped from the data. Four internal registers, in conjunction with Three-State Outputs provide full system versatility.

The PSAR is a TTL compatible device. The use of internal active pull-up devices and push-pull output drivers, provides direct compatibility with all forms of current sinking logic. Western Digital also offers a Compatible Transmitter, the PT1482.



PR1472 BLOCK DIAGRAM

PIN						
NUMBER	I/O NAME	SYMBOL			FUN	ICTION
1	POWER SUPPLY	V <sub>SS</sub>	+5 Vol	t Supply	•	
37, 39, 2	RECEIVER MODE SELECT	RMS <sub>1</sub> , RMS <sub>2</sub> , RMS <sub>3</sub>	6) ena Receiv the Co select t and Ri	bles RM er Mode ontrol R the Rece	S <sub>1</sub> , RMS Select I egister iver ope be stro	ge, V <sub>IL</sub> , applied to CD (pin S <sub>2</sub> , and RMS <sub>3</sub> inputs. The nputs, in conjunction with Load and Chip Disable, rating mode. RMS <sub>1</sub> , RMS <sub>2</sub> , wheel or hard-wired to the ge.
			RMS <sub>3</sub>	RMS <sub>2</sub>	RMS <sub>1</sub>	Selected Operating Mode
			0	0	0	ASYNCH OR ISOCH, 1X CLOCK
			0	0	1	ASYNCH OR ISOCH, 16X CLOCK
			0	1	0	ASYNCH OR ISOCH, 32X CLOCK
			0	1	1	ASYNCH OR ISOCH, 64X CLOCK
			1	Χ	0	SYNCH-EXTERNAL CHARACTER
			1	Х	1	SYNCHRONIZATION SYNCH-INTERNAL CHARACTER SYNCHRONIZATION
				isochroi no prote	nous mo	g in asynchronous or ode with 1X clock there is gainst false start bits.
			A high-l ables R	evel inpu MS1, RM	ut voltag S₂ and F	le, V <sub>IH</sub> , applied to CD dis- RMS <sub>3</sub> .
18,22 17, 36, 3, 38, 4, 40	MATCH-CHARACTER HOLDING REGISTER DATA	MHR1, MHR2, MHR3, MHR4, MHR6, MHR6, MHR7, MHR8	6) enable Holding acters a Register acter of WLS1 ar accepte wired to level in	Register re input in with the less that dWLS <sub>2</sub> ) d. These of the ap	inputs_ r Load, N nto the N e MHRL an 8 bits , only the e inputs propriat ige, Vil,	e, V <sub>IL</sub> , applied to CD (pin to the Match-Character MHRL. Parallel 8-bit char-Match-Character Holding Strobe (pin 34). If a charshas been selected (by eleast significant bits are may be strobed or harde input voltage. A highapplied to CD disables
5,23	WORD LENGTH SELECT	ŴLS₁, WLS₂	enables CRL. Pa Control WLS <sub>1</sub> ar length fo	the inpuarallel 8- Register nd WLS2	uts of the bit char with the select the (5) to eig	, Vil., applied to CD (pin 6) e Control Register Load, acters are input into the e CRL Strobe (pin 4), he transmitted character ght (8) bits defined by the
			WLS		ı	Selected Word Length
			V <sub>IL</sub> V <sub>IL</sub> V <sub>IH</sub> V <sub>IH</sub>	V <sub>IL</sub> V <sub>IH</sub> V <sub>IL</sub> V <sub>IH</sub>		5 BITS 6 BITS 7 BITS 8 BITS
		·	WLS <sub>1</sub> an	nd WLS₂ opriate	input vo	strobed or hard-wired to Itage. A high-level input CD disables WLS, and

PIN NUMBER	I/O NAME	SYMBOL	FUNCTION
6	CHIP DISABLE	CD	This line controls the disable associated with busable inputs and Three-State outputs. A high-level input voltage, V <sub>IH</sub> , applied to this line disables inputs and removes drive from push-pull output buffers causing them to float. Drivers of disables outputs are not required to sink or source current. The I/O Lines controlled by Chip Disable are defined below:
			Input Lines Three-State Output Lines
			CRL DRR PE RR1-RR8 EPE SFR FE PI MHRL OE WLS1WLS2 MHR1-MHR8 RMS1-RMS3
7-15	RECEIVER HOLDING- REGISTER DATA OUTPUT	RR9-RR1	A low-level input voltage, V <sub>IL</sub> , applied to CD (pin 6) enables the Receiver Holding Register outputs, RR <sub>1</sub> -RR <sub>9</sub> . The parallel data character, including parity (RR <sub>9</sub> ), appears on these lines. Program control selection of a word length less than eight (8) bits will cause the most significant bits of the character to be forced to a low-level output voltage, V <sub>OL</sub> . The character will be right justified. RR <sub>1</sub> (pin 15) is the least significant bit of the character. A high-level input voltage, V <sub>IH</sub> , applied to CD disables RR <sub>1</sub> -RR <sub>9</sub> .
16	POWER SUPPLY	Vgg	- 12 Volts Supply.
19	PARITY INHIBIT	Pl	A low-level input voltage, V <sub>IL</sub> , applied to CD (pin 6) enables the EPE and PI inputs.
20	POWER SUPPLY	V <sub>DD</sub>	Ground = 0V
21	EVEN PARITY ENABLE	EPE	The Even Parity Enable Input and the Parity Inhibit Input to the Control Register, in conjunction with the Control Register Load and Chip Disable, select even, odd or no parity to be verified by the receiver. A high-level input voltage, V <sub>IH</sub> , applied to EPE selects even parity and a low-level input voltage, V <sub>IL</sub> , select odd parity if a low-level input voltage is applied to Parity Inhibit and Chip Disable. Pl and EPE may be strobed or hard-wired to the appropriate input voltage.
			PI EPE Selected Parity Comments
			$V_{IL}$ $V_{IL}$ Odd $CD = V_{IL}$ $V_{IL}$ $V_{IH}$ Even $CD = V_{IL}$ $V_{IH}$ $X$ None $CD = V_{IL}$ NOTE: If $CD = V_{IH}$ , no programming is performed
			since inputs are disabled. $X$ — either $V_{\text{IL}}$ or $V_{\text{IH}}$ . When programmed, the appropriate parity is verified following the last data bit of a character, immediately preceding the stop element of asynchronous and isochronous characters.
			A high-level input voltage, V <sub>IH</sub> , applied to CD disables EPE, PI, and CRL.
29	PARITY ENABLE	PE	A high-level input $V_{1H}$ enables parity. A low level input $V_{1H}$ disables parity.

PIN			
NUMBER	I/O NAME	SYMBOL	FUNCTION
24	STATUS FLAG RESET	SFR	A low-level input voltage, V <sub>IL</sub> , applied to CD (pin 6) enables the SFR input. A low-level input voltage, V <sub>IL</sub> , applied to this line resets the PE, FE and OE Status Flags.
25	DATA RECEIVED RESET	DRR	A low-level input voltage, V <sub>IL</sub> , applied to CD (pin 6) enables the DRR input. A low-level input voltage, V <sub>IL</sub> , applied to this line resets the DR Flag. A high-level input voltage, V <sub>IH</sub> , applied to CD disables DRR.
26	DATA RECEIVED FLAG	DR	A high-level output voltage, V <sub>OH</sub> , indicates that an entire character has been received and transferred to the Receiver Holding Register. When operating in the synchronous mode, the first SYN character, when located and transferred to the Receiver Holding Register, will not cause DR to go to a high-level output voltage, V <sub>OH</sub> , but will cause MDET to go to a high-level output voltage. Character transfer to the Receiver Holding Register occurs in the center of the last bit of a synchronous character or the center of the first STOP element of an asynchronous or isochronous character at which time this flag is updated.
27	OVERRUN ERROR FLAG	OE	A low-level input voltage, V <sub>IL</sub> , applied to CD (pin 6) enables the OE input. A high-level output voltage, V <sub>OH</sub> , indicates that the prevously received character was not read (DR line not reset) and was, therefore, lost before the present character was transferred to the Receiver Holding Register. This transfer occurs in the center of the last bit of a received synchronous character or in the center of the first STOP element of an asynchronous or isochronous character at which time this flag is updated.  A high-level input voltage, V <sub>OH</sub> , applied to CD
28	FRAMING ERROR/ SYN SEARCH	FE/SS	disables OE.  FE/SS is a two-way (I/O) bus. If programmed for the ASYNCHRONOUS or ISOCHRONOUS MODE, a low-level input voltage, V <sub>IL</sub> , applied to CD (pin 6) enables the FRAMING ERROR FLAG output which indicates the status of the STOP BIT detection circuit. A high-level output voltage, V <sub>OH</sub> , indicates that the character transferred to the Receiver Holding Register has no valid STOP BIT; i.e., the bit following the PARITY BIT is not a high-level input voltage, V <sub>IH</sub> . This transfer occurs in the center of the first stop element at which time this flag is updated.  When programmed for the SYNCHRONOUS MODE, this line is an input and is not under control of CD. This line should be driven by a tri-state or an open collector device.  If programmed for INTERNAL CHARACTER SYNCHRONIZATION, a transition from a low-level input voltage, V <sub>IL</sub> , to a high-level input voltage, V <sub>IL</sub> , initiates the automatic internal "SYN" CHARACTER search operation.

PIN NUMBER	I/O NAME	SYMBOL	FUNCTION
28	FRAMING ERROR/ SYN SEARCH	FE/SS	Prior to initiation of this operation, the Receiver Holding Register is "transparent" so that its contents are identical to that of the RECEIVER REGISTER. Upon receipt of a SYN character, (previously loaded into the Match-Character Holding Register during initialization), the Receiver Holding Register becomes non-transparent, the MATCH DETECT output (MDET) goes to a high-level output voltage. V <sub>OH</sub> , but, the Data Received (DR) FLAG does not assume a high-level output voltage, V <sub>OH</sub> . The P/SAR is now in character synchronization. Subsequent SYN or data character will be transferred to the RECEIVER HOLD-ING REGISTER as they are assembled (at the center of the last bit) and the DR FLAG will be raised. A transition from a high-level input voltage, V <sub>IH</sub> , to a low-level input voltage, V <sub>IL</sub> , causes the P/SAR to lose character synchronization and forces the Receiver Holding Register to become "transparent."
			CHRONIZATION, the system external to the P/SAR examines the data stream for "SYN" characters when SYN SEARCH is a low-level input voltage, V <sub>IL</sub> . The Receiver Holding Register is "transparent" which allows the contents of the RECEIVER REGISTER to be monitored as it ripples through the shift register. When the external logic locates a "SYN" CHARACTER, indicated by a high-level input voltage, V <sub>OH</sub> , on MDET, the SYN SEARCH line is externally raised to a high-level input voltage, V <sub>IH</sub> . This high-level input voltage causes character synchronization to be initiated, returns the Receiver Holding Register to a "non-transparent" condition, causing subsequent characters to be transferred to the RECEIVER HOLDING REGISTER (when the center of the last bit of a character is recognized) and raises the DR FLAG.
30	MATCH DETECT FLAG	MDET	A high-level output voltage, $V_{OH}$ , indicates that the contents of the Transmitter Register are identical to the contents of the Match-Character Holding Register. This flag is set to a high-level output voltage, $V_{OH}$ , at the center of the first STOP ELEMENT of an asynchronous or isochronous character.
31	RECEIVER REGISTER CLOCK	RRC	This fifty (50) percent duty cycle clock provides the basic receiver timing. The negative transition from a high-level input voltage, $V_{IH}$ , to a low-level input voltage, $V_{IL}$ , shifts data into the RECEIVER REGISTER at a rate determined by RMS <sub>1</sub> , RMS <sub>2</sub> and RMS <sub>3</sub> . Synchronous operation requires that this negative transition occur at the center of each data bit.

PIN		T	
NUMBER	I/O NAME	SYMBOL	FUNCTION
32	MASTER RESET	MR	A high-level input voltage, V <sub>IH</sub> , applied to this line resets timing and control logic to an idle state, sets the contents of the Receiver Holding Register to a high-level output voltage, V <sub>OH</sub> , resets the contents of the Match-Character Holding Register, the MDET, DR, PE, FE, and OE outputs to a low-level output voltage, V <sub>OL</sub> , but does not effect the contents of the control register.
33	CONTROL REGISTER LOAD	CRL	A low-level input voltage, V <sub>IL</sub> , applied to CD (pin 6) enables the CRL input. A low-level input voltage, V <sub>IL</sub> , applied to this line enables inputs to DC "D Type" Latches of the Control Register and loads it with Control Bits (EPE, PI, RMS <sub>1</sub> , RMS <sub>2</sub> , RMS <sub>3</sub> , WLS <sub>1</sub> , WLS <sub>2</sub> ). A high-level input voltage, V <sub>IH</sub> , applied to this line disables the Control Register. This line may be strobed or hard-wired to a low-level input voltage, V <sub>IL</sub> . A high-level input voltage, V <sub>IH</sub> , applied to CD disables CRL.
34	MATCH CHARACTER HOLDING REGISTER LOAD	MHRL	A low-level input voltage, V <sub>IL</sub> , applied to CD (pin 6) enables the MHRL input. A low-level input voltage, V <sub>IL</sub> , applied to this line enables input to DC "D Type" Latches of the Match-Character Holding Register and loads it with the Match-Character Holding Register. This line may be strobed or hard-wired to a low-level input voltage, V <sub>IL</sub> .  A high-level input voltage, V <sub>IH</sub> , applied to CD disables MHRL.
35	RECEIVER INPUT	RI	The serial input data stream received on this line enters the Receiver Register determined by the character length, parity and the number of stop bits programmed. A high-level input voltage, V <sub>IH</sub> , must be present when no ASYNCHRONOUS data is being received.

#### **ORGANIZATION**

PR1472 block diagram is illustrated on page 1.

Control Register — Programming of the PSAR is accomplished by loading the 7 Bit Control register. Mode selection, clock division, word length, and parity are selected when the Control Register Load (CRL) signal is activated.

Receiver Register — The Receiver Register is used to store the incoming data stream. The contents of this register can be gated to the Holding register during the transparent mode, or compared with the Match Holding Register. When a character is assembled it is transferred to the Receiver Holding Register.

**Receiver Holding Register** — The Receiver Holding Register, a buffer register, is used to store the assembled character.

Match Holding Register — The Match Holding Register is used to store the match character. The contents of this register are compared with the

receiver register to establish character synchronization.

**Timing & Control** — The Timing and Control Logic generates the required control signals to assemble characters, match comparison, bit stripping, and generation of status/flag signals.

### SYNCHRONOUS MODE OPERATION

Synchronous data appears as a continuous bit stream of contiguous characters at the input to the receiver with no Start or Stop bits. Character synchronization (the "framing" of this continuous bit stream into characters of a predetermined fixed length), must be accomplished by a comparison of this bit stream and a synchronization sequence. The P/SAR is designed to accommodate internal or external character synchronization by program control.

Referring to the Block Diagram of the Receiver, the Chip Disable (CD) enables or disconnects various in-

puts and outputs of the P/SAR. This feature provides the device with the capability of being disconnected from the system bus. The inputs to the Control Register and Match-Character Holding Register and their respective load strobes, CRL and MHRL are under CD control. In addition, DRR, SFR, PE, and OE and the outputs of the Receiver Holding Register, are also controlled by CD. It is necessary that CD enable these lines to allow strobing information in these registers and to allow examination of these output flags and data.

Device operation is programmed subsequent to being forced into its "idle" state. The P/SAR will enter a defined "idle" state when the Master Reset (MR) line is strobed to a high-level input voltage. In this state, all timing and control logic are reset, the contents of the Receiver Holding Register is set to a high-level output voltage and all output flags are reset to a low-level output voltage. The Master Reset also causes the contents of the Match-Character Holding Register to be reset to a low-level output voltage.

Enabled by CD, the Control Register is loaded by strobing CRL to a low-level input voltage which defines mode of operation and clock rate selection, character length and selected parity if required. Table 1 illustrates all programmable synchronous formats.

Character synchronization from the data stream requires Receiver recognition of specific bit pattern(s) which define the relative position of synchronous characters in the data stream and subsequent character assembly. The P/SAR programmably accommodates internal or external character synchronization.

Programmed for internal character synchronization, a high-level input voltage on the Sync Search line, the Receiver Holding Register is "transparent" and its contents are identical to the Receiver Holding Register. The data stream, gated into the Receiver Input (RI) by the negative transition of the Receiver Register Clock (RRC), shifts through the Receiver Register and is compared with the preprogrammed character in the Match-Character Holding Register. A match, indicated by a high-level output voltage on Match Detect (MDET), returns the Receiver Holding register to its non-transparent state and initializes timing and control logic but does not set the Data Received Flag to a high-level output voltage. The character following the match will be transferred to the Receiver Holding Register at the receipt of the center of its last bit and the Data Received Flag is set to a high-level output voltage. Depending on line discipline, this last character may also be a synchronizing character, in which case, Match Detect will continue to be a high-level output voltage when the Data Received Flag is set. Therefore, sequence verification can be performed by the system (additional hardware or software as desired).

Parity, if programmed, is verified upon receipt of the center of the parity bit which is the last bit of a synchronous character. If a parity error exists, the associated PE register is set to a high-level output voltage.

Transfer of a character to the Receiver Holding Register sets the associated Data Received Register Flag (DR) to a high-level output voltage. The transfer of a character to the Receiver Holding Register, if the Data Received Register Flag had already been set to a high-level output voltage, causes the previous character to be lost (written over) and is alerted by an Overrun Error Flag which is a high-level output voltage. In normal operation, the Data Received Flag is reset by DRR when the Receiver Holding Register is serviced (unloaded). The Status Flags. PE and OE, are also provided with an external reset SFR so that block status and character status may be (accumulated) verified. A low-level input voltage on Sync Search causes character synchronization to be lost and initiates transparency of the Receiver Holding Register.


External character synchronization, programmed by the Control Register, is similar to the description above with the exception that the Sync Search line controls the nontransparency of the Receiver Holding Register directly and comparison is done externally. Upon recognition of the appropriate synchronizing pattern, the Sync Search line is set to a high-level input voltage prior to the end of the last bit. Raising the Sync Search line to a highlevel input voltage causes the buffer to go "nontransparent", initializing timing and control circuitry to "frame" characters. The first bit received after a high-level input voltage is applied to Sync Search, defines the start of the "frame". Character length defined by the Control Register defines the end of the "frame".

Table 1. SYNC MODE CONTROL DEFINITION

CON	TRC	LW	OR	D		CHARA	CTER FORMAT
R	W	W					
M	L	L		E			
S	S	S	Р	Р		DATA	PARITY BIT
3	2	1	1	Ε		BITS	CHECKED
1	0	0	0	0		5	ODD
1	0	0	0	1		5	EVEN
1	0	0	1	Х	1	5	NONE
1	0	1	0	0		6	ODD
1	0	1	0	1	-	6	EVEN
1	0	1	1	X		6	NONE
1	1	0	0	0		7	ODD
1	1	0	0	1		7	EVEN
1	1	0	1	Х		7	NONE
1	1	1	0	0		8	ODD
1	1	1	0	1	1	8	EVEN
1	1	1	1	X	-	8	NONE
<u> </u>		Sets	to:	SYNO	ОМо	de	

If RMS<sub>1</sub> = 1, the receiver operates in the internal character SYNC mode.

If  $RMS_1 = 0$ , character SYNC must be externally provided.



## SYNCHRONOUS TIMING DETAIL

#### **ASYCHRONOUS & ISOCHRONOUS MODE**

The completed assembly of a parallel character, by the P/SAR, from a serial data stream and buffered by its Receiver Holding Register is indicated by the status of the Data Received (DR) Flag. The assembly of character from a serial data stream consisting of a start bit, data, parity (if programmed), and a stop interval is initiated by the Start bit transition.

Verification of parity and receipt of a valid stop bit is accomplished prior to the character transfer to the Receiver Holding Register. Simultaneously, this data is compared with a preprogrammed character in the Match-Character Holding Register.

Status Flags, Data Received, Parity Error, Framing Error, Overrun Error and Match Detect are loaded into status registers during character transfer to the Receiver Holding Register.

Referring to the Block Diagram of the Receiver, the Chip Disable enables or disconnects various inputs and outputs of the P/SAR. This feature provides the device with the capability of being disconnected from the system bus. The inputs to the Control Register and Match-Character Holding Register and their respective load strobes, CRL and MHRL are under CD control. In addition, DRR, SFR, PE, FE, OE and the outputs of the Receiver Holding Register are also controlled by CD. It is necessary that CD enable these lines to allow strobing information into these registers and to allow examination of these output data and flags.

Device operation is programmed subsequent to being forced into its "idle" state. The P/SAR will enter a defined "idle" state when the Master Reset (MR) line is strobed to a high-level input voltage. In this state, all timing and control logic are reset, the contents of the Receiver Holding Register is set to a high-level output voltage, and all output flags are reset to a low-level output voltage. The Master Reset also causes the contents of the Match-Character Holding Register to be reset to a low-level output voltage.

When the Receiver is enabled by CD, loading the Control Register by strobing the Control Register Load (CRL) line to a low-level input voltage defines the mode of operation and clock rate selection, character length and selected parity if required. Table 2 illustrates all the programmable asynchronous formats.

A mark to space transition on the receiver input initializes the clock counter causing it to count to the theoretical center of the start bit. At this time, the input is sampled. A high-level input voltage at the Receiver Input causes the first mark to space transition to be interpreted as a noise spike and resets all timing and control logic. This provides one-half data bit noise immunity on all clock selec-


tion rates except 1X. A low-level input voltage at the Receiver Input at the theoretical center of the start bit causes timing and control circuitry to sample the theoretical center of succeeding data bits. This data is shifted through the Receiver Register. When an entire character (as defined by the Control Register) is assembled in the Receiver Register, the line is "tested" for a valid stop bit at its theoretical center. This character is also compared with the contents of the Match-Character Holding Register at the center of the stop bit and its parity is verified. A parallel transfer occurs, loading the contents of the Receiver Register (less start and stop bits) into the Receiver Holding Register. The status of the parity verification, framing error, and overrun error circuitry are also loaded into their approriate registers to provide output error flags when the Data Received Flag is set. If the Data Received Flag had not been reset prior to the assembly of the current character, the previous character is lost and this is indicated by a high-level output voltage on the Overrun Error Flag.

Table 2. ASYNCHRONOUS OR ISOCHRONOUS MODE CONTROL DEFINITION


R	W	W						
М	L	L		Е			Added	
S	S	S	Р	Р	Start	Data	Parity	Stop
3	2	1	1	E	Bit	Bits	Bit	Elements
0	0	0	0	0	1	5	Odd	1 or more
0	0	0	0	1	1	5	Even	1 or more
0	0	0	1	Χ	1	5	None	1 or more
0	0	1	0	0	1	6	Odd	1 or more
0	0	1	0	1	1	6	Even	1 or more
0	0	1	1	Х	1	6	None	1 or more
0	1	0	0	0	1	7	Odd	1 or more
0	1	0	0	1	1	7	Even	1 or more
0	1	0	1	Χ	1	7	None	1 or more
0	1	1	0	0	1	8	Odd	1 or more
0	1	1	0	1	1	8	Even	1 or more
ļ	1	1	1	Х	1	8	None	1 or more
Ł		Set	to /	ASYN	IC or IS	ом эс	de	

When RMS<sub>3</sub> is 0 (ASYNC or ISOC Mode), RMS<sub>2</sub> and RMS<sub>3</sub> determine the clock frequency according to the following table:


RMS₂	RMS₁	Clock Frequency
0	0	1X Baud Rate
0	1	16X Baud Rate
1	0	32X Baud Rate
1	1	64X Baud Rate




## **ASYNCHRONOUS & ISOCHRONOUS TIMING EXAMPLE**



**SWITCHING WAVEFORMS** 





### **TIMING DETAIL**




Figure 1 PR1472 TIMING DETAIL

### **MAXIMUM RATINGS**

 $0^{\circ}C$  to  $+50^{\circ}C$ 

300°C

## **ELECTRICAL CHARACTERISTICS**

Temperature TA Range

Lead Temperature (Soldering, 10 sec)

(VSS = VCC = 5V  $\pm$  5%, VDD = OV, VGG = -12V  $\pm$  5%, TA = 0°C to +50°C unless otherwise specified.)

SYMBOL	PARAMETER	MIN.	MAX.	CONDITIONS
V <sub>IL</sub> VIH	INPUT LOGIC LEVELS¹ Low-level Input Voltage High-level Input Voltage	V <sub>SS</sub> -1.5V	0.8V	V <sub>SS</sub> = 4.75V
VoL Voh	OUTPUT LOGIC LEVELS <sup>2</sup> Low-level Output Voltage High-level Output Voltage	V <sub>SS</sub> -1.0V	0.5V	VSS = 5.25V IOL = 1.6mA VSS = 4.75V IOH = -100µA
IIL	INPUT CURRENT <sup>1</sup> Low-level Input Current (each input)		– 1.6mA	V <sub>SS</sub> = 5.25V V <sub>IN</sub> = 0.4V
lo	Output Leakage Current		10μΑ	

NOTE: 1) Inputs under Chip Disable control when disabled, (V<sub>IH</sub> applied to CD), are logically disabled and appear as a single TTL Load.

 Outputs under Chip Disable control when disabled (V<sub>IH</sub> applied to CD), are logically and electrically disconnected and caused to float. The Three-State Output has three stages;

(1) Low impedance to  $V_{CC}$  (2) Low impedance to GND (3) High impedance OFF  $\simeq$  10 Megchm.

## **SWITCHING CHARACTERISTICS**

 $(V_{SS-VCC} = 5V, V_{DD} = 0V, V_{GG} = -12V, T_{A} = 25^{\circ}C, C_{L} = 20 pf)$ 

SYMBOL	PARAMETER	MIN.	MAX.	CONDITIONS
FC	Clock Frequency	DC	100 KHz	PR1472-00
		DC	640 KHz	PR1472-01
	PULSE WIDTH			
THOLD	Hold Time	20 nsec	1	
TCRL	Control Register Load	250 nsec		
TMHRL	Match-Character			
	Holding Register Load	250 nsec		
TDRR	Data Received Reset	200 nsec		
TSFR	Status Flag Reset	200 nsec		•
™R	Master Reset	500 nsec		
TPD	Output Enable Delay		500 nsec	
TR	Rise Time		150 nsec	
TF	Fall Time		150 nsec	
TDR DELAY	Data Ready Delay Time		200 nsec	

See page 725 for ordering information.

Information furnished by Wes Corporation for its use; nor for implication or otherwise und	tern Digital Corporation is or any infringements of pr	believed to be accurratents or other rights	ate and reliable. Howe	ver, no responsibility is a n may result from its us rn Digital Corporation r	assumed by Western Di e. No license is grante