

SECTION II

CPU LOGIC

2.1 GENERAL

The CPU logic is divided into functional sections shown in the block diagram, Figure 2-1. Detailed logic diagrams and a list of all CPU signals are located at the end of this section. A guide to the integrated circuits is provided in Section IV. The CPU logic description is given in the following paragraphs:

2.4 GP Bus Lines	2.53 Data Handling Logic
2.10 Bus Controller	2.97 Interrupt Logic
2.24 Microprogram Control	2.104 Sequensor
2.48 Instruction Word Logic	2.116 Power-Fail/Restart/Resets

2.2 Signal Mnemonics

The signal names used are mnemonics for the function of the signals. The following letters have a special significance when used with the mnemonics:

- F indicates a flip-flop output.
- N suffix indicates an active-low signal ($0V=1, 5V=0$).
- Y indicates the copying of information.
- Z0, Z1 is used after a flip-flop mnemonic to indicate (respectively) setting to 0 or setting to 1 of the flip-flop.

A complete list of signals is provided at the end of this section (Table 2-14).

2.3 Logic Conventions

In the following logic descriptions, the suffix N indicates only the electrical level of the named signal (NAMEN is 0v when active and NAME is +5v when active). The logic state of the signal is indicated either by saying "active NAME," "inactive NAME," "reset NAME," etc., or by the bar (NAME, \overline{NAME}).





Figure 2-1 P856/857 CPU Block Diagram

Where command bits are used to form a control code, their state may be shown by the equation sign: $\mu\text{BIT}0,1,2 = 001$. A logic signal is in its True logic state when at the level specified by its name: NAME is True when high (+5v) and NAMEN is True when low (0v). Some examples are:



Signals in True logic state	Signals in False logic state
NAME, NAMEN "active NAME," "active NAMEN" $\mu\text{BIT}2 = 1$, $\mu\text{BIT}2N = 1$	NAME, NAMEN "inactive NAME," "inactive NAMEN" $\mu\text{BIT}2 = 0$, $\mu\text{BIT}2N = 0$

2.4 GP BUS

The 57-line General Purpose Bus comprises the following signals:

Control	BUSRN SPYC OKO/OKI MSN BSYN
Timing	TMRN TMPN TMEN TRMN TPMN
Data	BIO00-15N
Address	MAD00-15,64,128
Misc	ACN BIEC0-5 CHA CLEARN PWFN RSLN SCEIN WRITE

2.5 Control Lines

- BUSRN - Bus Request, from master to CPU (bus controller); remains active (low) while master is requesting control of the Bus.
- SPYC - Scan Priority Chain, CPU (bus controller) response to BUSRN; it warns the masters to prepare for the selection of a new master of the bus. SPYC is active low.
- OKO - from CPU (bus controller) to the master with the highest bus priority. If this master does not require the bus, it passes OKO on to the next lower-priority master. If a master requires the bus, it blocks OKO and generates MSN. (The order of priority of the masters is determined by hard wiring at installation time.)
- OKI - is the signal name of OKO at the input of each master.
- MSN - is the Master Selected, generated by the master which accepted OKO to take control of the Bus.
- BSYN - Bus Busy, from the CPU or any other master which has control of the Bus, when an exchange is in progress.

2.6 Timing Signals

- TMRN - from master to register or memory; validates the BIO and MAD lines and controls the exchange timing.
- TMPN - from master to peripheral CU; initializes the CU exchange and validates the CU address on the Bus.
- TMEN - from master to external register; validates the register addresses and the data, and controls the exchange timing.
- TRMN - from register or memory to master, in response to TMEN or TMRN when the slave is ready for the transfer; also terminates the exchange.
- TPMN - from peripheral CU to master, in response to TMPN to validate the response; also terminates the exchange.


2.7 Data Lines

- BIO00-15 handle both input and output data between all system elements on the GP Bus.


Address Lines

- MAD128,64,00-15 are the Bus address lines; 128 is the most-significant bit and 15 is the least-significant bit. The meaning of the MAD lines depends on the type of exchange, as follows:


Master↔Memory (TMRN time)



Master↔CU (TMPN time)



Master↔External Register (TMEN time)



Note: Shaded parts not sent on Bus.

Miscellaneous Lines

- ACN - Accept, from the addressed CU. The CU accepts the command from the master.
- SCEIN - Scan External Interrupts from the CPU: A 2 μ sec signal sent at the end of every instruction, if the previous SCEIN is finished. After each SCEIN, the CPU compares the BIECO-5 code with the level of the running program to determine if a program interrupt is required.
- BIECO-5 - Bus Interrupt Encoded is the priority level of the highest-priority interrupt request pending from an external rack, at SCEIN time.
- CHA - Character, from master to memory indicates exchange is by

character (CHA=1) or by word (CHA=0).

- CLEARN - General clear (reset) signal from CPU to all system elements, for initialisation.
- PWFN - Power Failure from the CPU sequences power off at power-failure and switching-off time without losing data, and controls power-on/auto-restart.
- RSLN - Reset Line from the CPU is the power restoration/validation signal.
- WRITE - From master to memory indicates exchange is write (line active) or read (line inactive).

2.10 BUS CONTROLLER



The Bus Controller logic (Figure 2-8TT) regulates access of all system masters to the GP Bus. When the Bus is free, the Controller scans the masters for a Bus-access request.

2.11 Bus Access

Any master requiring Bus access (Figure 2-2) may generate the Bus Request signal BUSRN if MSN is inactive, indicating no other master is being selected. The CPU Bus Controller logic receives BUSRN and, in response, generates Scan Priority Chain (SPYC), which is active low. If the Power Failure signal PWFN is inactive, BUSR sets the OKVAL flip-flop, and OKO is put onto the GP Bus along with SPYC. If PWFN is active, the CPU takes control of the Bus and does not generate OKO.

2.12 The highest-priority master (first master in the series) with a Bus Request blocks OKI and generates Master Selected (MSN). This highest-priority master which has just been selected may not have been the first to generate BUSRN. Active MSN blocks further generation of BUSRN by any master.

2.13 The Bus may be busy with an exchange (BSYN) while a new master is being selected. Once BSYN drops, the newly-selected master takes control of the Bus by generating BSYN and dropping MSN. With MSN inactive, any other master requiring Bus access may generate BUSRN and initiate a new selection sequence.



2.14 CPU Bus Control

The CPU has lowest priority for Bus access (except for power failure). The Bus-free condition, no other master requesting or using the Bus, is BUSRN .MSN .BSYN .TRMN .TPMN. Any of these signals will inhibit BSYZIN and prevent setting BSYCPU. The CPU takes control of the Bus under microprogram control when $\mu\text{SEQ}0,1 = 1x$ (Sequensor cycles SEQBUS [10] or SEQBIO [11]).

2.15 (Figures 2-3, 2-8TT). If a specific microcycle ($n-1$) is always followed by a Bus microcycle (n), the Bus access is started early, at BP of the preceding microcycle ($n-1$). This reduces the Bus cycle by 135ns if the preceding cycle is a Sequensor logic cycle; additional time is saved following other sequensor cycles. The early Bus access is initiated by microinstruction-bit μBSR and BP setting the DE flip-flop (if there is no MMU page fault, MFAULTN/PAFN). When not started early, the Bus access is initiated at T2 of the Sequensor Bus cycle: T2 and $\mu\text{SEQ}0$ set the DE flip-flop if the early-start signal MUBURSRFN is inactive.

2.16 The DE output sets BSYCPU with signal BSYZIN, if the Bus is free. BSYCPU in turn sets the BUSF flip-flop. If BSYCPU is set, DE resets itself after a 95ns delay. When DE drops, the BSYDL signal is activated; BSYDL and $\mu\text{SEQ}0 = 1$ select the Sequensor operating cycles for Bus transfers

(Table 2-12). BSYCPU also provides the following Bus gating:

- BYSN activated onto the Bus.
- Exchange-parameters CHA and WRITE gated onto the Bus: the CHA and WRITE data are always loaded into the Bus Controller from the microprogram control store at BP of the preceding cycle ($n-1$).
- Bus timing signal TMRN, TMEN, or TMPN gated onto the Bus: the conditions for these signals (Table 2-1) are set into the Bus Controller at BP of the preceding cycle.
- MADS, MADLS gated to the Bus interface logic for gating the MAD lines onto the Bus.
- BIOL gated to the Bus interface logic for gating the BIO lines onto the Bus.

Table 2-1 Bus Timing Signals

Operation	Microinst	Stored at BP	GP Bus Signal	Reply
CPU Exchange Ext. Reg/CU/Memory				
External Register	GBTMEN	TMEF	TMEN	TRMN
CU	GBTMPN	TMPF	TMPN	TPMN
Memory	μTMRN	TMRF	TMRN	TRMN
	$\text{GBCP} + (\text{FU} \cdot \text{GBEX}) + \text{MMUABS}$			
Mem. via MMU translation	μTMRN	TMMU	TMRN from MMU	TRMN or MFAULTN
	$\text{GBCP}.(\text{FU} + \text{GBEX}).\text{MMUABS}$			
MMU Operations				
Table Load	GBTMFN	TMMN		DONEMN
Table Store	GBOMN .GCRFNUN	BOMFN		DONEMN
Load P'	GFETCH			
FPP Operations				
Load K'	GFETCH			
Store Operand	GBOFN. GCRFNUN	BOFFN		
Load Operand	GBTMMN	TMFN		DONEFN
Process	GFLOT	FLOAT		DONEFN

P857 only

2.17 Bus Addressing (MAD Lines)

The control of the Bus MAD lines is determined by the MADLCPUN and MADCPUN signals which control MADLS and MADS to the MAD output gates. The gating signal to both MADLS and MADS is BSYCPU (preceding paragraph). The conditioning logic for setting MADLCPUN and MADCPUN produces the Boolean equations:

$$\text{for MADLS: } (\text{GBCP} + \text{CPBABS}).(\text{GBCP} + (\text{GBEX} \cdot \text{FU}) + \text{MMUABS})$$

P857 only


$$\text{for MADS : } (\text{GBCP} + \text{CPBABS})$$

= page address

- If GBCP: the control panel validates the MAD lines; the CPU has

- control only if control-panel B-half is absent (CPBABS).
- If GBCP (P856): the CPU validates MAD128,64,00-15 with MADLS and MADS.
- If GBCP (P857): the CPU validates MAD128,64,00-03 with MADS; the MMU validates the MAD04-15 lines if GBEX or FU, and the MMU option is present; the CPU has control only if the MMU is absent or if GBEX and FU.

The following diagram is a resume of the MAD line validation control for memory addressing:



2.18 For memory addressing under CPU control, the S register provides the memory address to the Bus MAD lines, according to the preceding diagram. For CU or External Register addressing, the CPU logic provides the address via the D-selector and the S-register to the MAD lines.

2.19 Bus Data (BIO Lines)

The Bus data from the CPU are gated onto the BIO lines by the BIOL signal from the Bus Controller. BIOL is generated by microinstruction bit μ BIOL, which is loaded at BP of the preceding microcycle (n-1) as BIOELN.

2.20 Bus Timing Signals

The Bus timing signals (Table 2-1) TMRN, TMEN, TMPN are generated by the master that has control of the Bus. For CPU Bus control, one of these signals is generated by the Bus Controller during the Sequensor Bus cycle (SEQBUS or SEQBIO). For MMU or FPP operation (P857), the Bus Controller sends a special timing signal directly to the MMU or FPP, and this external unit generates the Bus timing signal. The CPU waits at Sequensor clock-pulse T5 until the necessary

reply is received to end the Bus cycle. The reply (Table 2-5) is either the Bus response TRMN, TPMN to the CPU or the special reply signal directly from the MMU or FPP to the CPU.

2.21 When the required ending condition is satisfied, including reply received, the Sequensor steps to clock T6. For SEQBUS (μ SEQ0,1) operations, BSYCPU is reset by the T6 and μ SEQ1 = 0. The inactive BSYCPU ends the Bus control and data lines BSYN, CHA, WRITE, MAD, and BIO. The timing signals end 45ns later, being reset directly by the BP clock. For SEQBIO (μ SEQ0,1) operations, the BIO lines must be prolonged at least 120ns to satisfy CIO timing requirements. In this case, μ SEQ1 = 1 and BSYCPU is not reset. The Bus control and data lines, including BIO, are continued into the next Sequensor cycle (n+1) while the timing signal TMPN is reset normally by BP at the end of the BUS cycle. The microcycle after the Bus cycle (n+1) will have μ SEQ1 = 0 so that BSYCPU is reset at T6 of that cycle.

2.22 Timeout

A timeout circuit (Figure 2-8TT) is used to release the Bus and set the condition register to 3 (CR = 11₂) if the addressed slave doesn't respond within 6.48usec. The basic clock for timeout is derived from the 45ns OSC signal (Figure 2-8EE) divided-by-2 by the OSC90 (90ns), and then divided-by-9 by the TC810 counter. The counter initially (following RSLBN -- 0) counts from 0 to 15; each TC810 output pulse (at count 15) then resets the counter to 7 so that the counting cycles continuously from 7 through 15. The resultant TC810 pulse (810ns period) drives the Timeout counter (Figure 2-8TT).

2.23 Timeout is held reset by the four inactive Bus-Control signals to the MR input. At the beginning of a bus cycle, (Figure 2-3), BSYCPUN or any master command goes active and the counter begins counting the TC810 input pulses. During the bus cycle, one of the TM... timing signals will also be activated. When the addressed slave responds, the bus cycle is terminated and the timing signal TM... and signal BSYCPUN are deactivated, and the Timeout counter is again reset. If there is no response by the time eight TC810 pulses have been counted

(6480ns), the counter produces TIMEOUT. TIMEOUT activates the required response signal on the Bus (TPMN or TRMN) to stop the exchange and unblock the system, generates sequensor pulse T6 to end the bus cycle, and sets CR bit 0.

2.24 MICROPROGRAM CONTROL

Each CPU instruction or operating sequence (paragraph 1.67) is controlled by a selection of microinstruction control words stored in a read only memory (Control ROM). The different microinstruction control words are accessed by the instructions or sequences (at each AP clock pulse time). The words are addressed partly by the instruction content (K register) and partly by the currently-accessed control word. Various CPU or system conditions may also modify or change the selection of the next microinstruction control word.

2.25 The microinstruction control words are used directly by the CPU logic as command bits ($\mu\ldots$). Each 48-bit microinstruction is divided into 14 command fields (Table 2-2). The five-bit general-field section of the control word is decoded to produce 28 general field command bits for further microinstruction control. Both the micro-command bits ($\mu\ldots$) and the general-field command bits (G...), listed in Table 2-3, are used by the CPU logic as direct command bits. These command bits are shown on the logic diagram (Figure 2-8BB) with their destinations listed; they are shown throughout the logic as command inputs, and identified by being enclosed in boxes.

Table 2-2 Microinstruction Command Bits

	Field	Bit	CPU section controlled by the command field
Next Word Control	μSNA 0-1	0-1	Select Source of Next Address
	μNA 0-8N	2-10	Next Address, Explicit
Data Path Control	μA 0-4	11-15	A-Bus Selector
	μADL 0-4	16-20	ALU,D,L Command Decoder
	μC 0-1	21-22	C Multiplexer
	$\mu MLOAD, MSEL$	23-24	M Register
	μQ 0-1	25-26	Q Register
	μS 0-1	27-28	S Register
	μP 0-1	29-30	P Register
	μCT	31	CT Counter: loops, shifts
	μSEQ 0-1	35-36	Sequensor (CPU clock). Bus Controller
	$\mu TMRN, BIOL, WRITE, BUSR$	32-34 37	Bus Controller
	μCR 0-2	43-45	Condition Register
	(not used)	46-47	
	μGP 0-4	38-42	GENERAL FIELD SELECTION

2.26 Microinstruction Addressing


The Next-Address mode for the microinstruction word determines which of four types of microprogram addressing is to be used. The mode is selected by bits μSNA_0 and μSNA_1 from the current microinstruction word, as follows:

μSNA_0	Mode	Function
0 0	Explicit	Explicit address is μNA_0-8 .
0 1	Flag	Flag from execution-pointer tests (selected by μNA_6-8) sets RAD8; μNA_0-7 to RAD0-7.
1 0	Instruction Word (PLA)	Instruction word (K-reg, decoder) provides address RAD1-8; μNA_7 modifies the decoder for fetch or execution.
1 1	Machine-State	The machine-state pointer provides address RAD4-8; μNA_3 to RAD0-3.
x x	Move Table/Fault	An interrupt or a page fault during a Move Table instruction force a special microinstruction address with bits RAD6-8.

The Next-Address mode selects a set of open-collector gates onto the control-store address bus (Figures 2-8AA, CC). This control-store address is loaded into the RA register by the AP clock pulse.

2.27 Explicit Address.


The next address is explicit in the current microinstruction μNA_0-8 field.



The explicit-address gates (Figure 2-8CC) invert the μNA_0N-8N onto the RAD0-8 lines. All eight gates (and the flag gate) are blocked (forced high) by NARDT during a Move Table/fault. Other gates are blocked selectively by next-address modes which use some of the μNA bits.

2.28 Flag.

The next address is explicit in the current microinstruction μNA_0-7 field, with the least significant bit being selected by the Flag test. Any one of eight different execution-pointer tests can be performed during Flag mode, as selected by the bits μNA_6-8 .



$\mu NA_6,7,8N$	Flag	Use
0 0 0	Q00N	Display, C.Panel, IPL, Trap, End of TL-TS (P857), Execute, DIV correction.
0 0 1	IRN	Move Jump.
0 1 0	PM1	End of ML, MS, Move
0 1 1	K08	Shifts, Move
1 0 0	FNU	C.Panel test, IPL, Wait-C2, Trap in EX-T2.
1 0 1	NORM	End of normalized shifts.
1 1 0	DIV	Remainder correction.
1 1 1	FU15R2	Privileged test; Trap for SLN, SRN; Move.

The Flag mode uses explicit-address gates 0 to 7 (Figure 2-8CC) onto the RAD0-7 lines. The eighth explicit gate is blocked by NAEPL while the flag gate is enabled by NAFLG. The signal FLAGN sets bit RAD8. FLAGN is selected by a type 74151A eight-input multiplexer (Figure 2-8DD) which is controlled by $\mu NA_6N,7N,8N$. The eight tests selected for the FLAGN bit are described in the following paragraphs.

2.29 Flag Q00N

is used as a general test condition for various commands and instruction.

2.30 Flag IRN is the interrupt request. During a page fault or an interruption of a Move-instruction/execution, flag IR enables the separation of the exit subroutine. If the Move instruction was interrupted, the last exchange was executed. These subroutines save the parameters necessary for resuming the Move execution.

2.31 Flag PM1 is used to detect the last word transfer during a Multiple Load or Store (ML, MS) or Move instruction. PM1 is taken from the un-used (most-significant) bit position of the P counter when it is used as an auxiliary

counter. The P counter is normally used as a 14-bit counter for program addresses. When used as an auxiliary counter, PM1 is set by the first decrementing clock after P0-14 has counted down to zero.

2.32 Flag K08 is taken directly from the instruction word to differentiate between different types of shift and Move instructions, as follows:

Shifts: K08-0 = SLA, SLL, SRA, DLA, DRA
K08-1 = SLN, SLC, SRN, DLN, DRN

Move: K08-0 = MVF, MVB
K08-1 = MVSU, MVUS

2.33 Flag FNU stores the zero contents of the ALU. FNU is stored in one bit of a four-bit register (74175). The other three bits of this register have no relationship with FNU.

2.34 Flag NORM defines the end of a shift normalize execution. The end-of-shift signal is GOSH (Figure 2-8DD) which is controlled by a 74151A chip. The inputs to the multiplexer chip are held at 1 or 0 (+5v or 0v) so that the selection and enable inputs provide direct control of GOSH as follows:

$$Q15+(L00 \oplus L01)+P09 = \text{GOSH} = \text{NORM}$$


- Shift Right Normalize ends when Q15 sets. The active Q15N selects the low 74151A inputs 10-14 to generate a low GOSH. The P counter is used as an auxiliary counter to count 32 shifts (the program address is saved). If P09 sets before Q15, it means the constant to shift is equal to zero and GOSH goes low. L0 \oplus L1 never sets.
- Shift Left Normalize ends when L00 \oplus L01 is true. Since Q15N is not used (held high), L00,01 select 74151A inputs 14-17 as an EXclusive-OR, and GOSH is low when L00 \oplus L01 is true. The P counter is used in the same manner as in Shift Right Normalize.
- Shift without normalizing. The number of shifts to be executed is contained in K11 - K15. This number is loaded in complement into the Scratchpad CT counter. The counter is incremented to 31 in a single microinstruction (CT+1, Repeat), and the shifting is ended when the microinstruction is finished.

2.35 Flag DIV enables the remainder correction according to test DIVA or DIVB, selected by μ Q1. Test DIVA (μ Q1) is true if the remainder sign is opposite to the dividend sign. Test DIVB (μ Q1N) is true if both the remainder and dividend are < 0, but the absolute remainder value is greater than the absolute divisor value. The select inputs and data inputs of a 74151A multiplexer chip are used together to generate the FLAGDIV signal when either test is true.

- DIVA: μ Q1 FSIGDIV FSIG (input 14)
FSIGDIV FNU (input 16,17)
- DIVB: μ Q1 FSIGDIV FSIG FNUN (input 13)

2.36 Flag FU15R2 tests for System-Mode reserved instructions which can modify the stack pointer contents. When the stack pointer is indicated (R2E15) and User Mode is set (FU), the active FU15R2N signal is inverted to a high FLAGN, and the bit RAD8 = 0 to cause a trap.

2.37 Instruction Word. The next address is decoded directly from the instruction word.



This is used as the first address of an instruction microprogram. The instruction-word addressing mode operates in one of four sub-modes, selected by the signals PLA0, PLA1 :

PLA0,1	Sub-Mode	Purpose
0 0	Inhibit	Instruction-word outputs held inactive (high).
1 0	Add Master	Fetch operand for types T1-T7; execute for type T8; Trap if illegal.
1 1	Add User	Fetch operand for types T1-T7; execute for type T8; Trap if privileged.
0 1	Execution	Used for first microinstruction word after the fetch-operand routine.

The PLA selection logic is shown on Figure 2-8AA. The sub-mode inhibit is set by the inactive validate signal (PLAVALN high). PLAVALN is held high

by μ SNA0 = 0 (Explicit mode or Flag mode) or an active PAFN. PLAVALN is activated by μ SNA0 = 1 (Instruction-Word or Machine-State modes). The conditioning for PLA is as follows:

μ SNA 0,1	PLAVALN	FU A7	PLA 0,1	Sub-Mode
0 0, 0 1	h		0 0	Inhibit
Explicit Implicit	1 0 1 1 .RADETPLN	L	0 0 1 0 - 1	Add Master Add User Execution

Microprogram bit μ NA7 selects a fetch sub-mode (Add Master or User) or the execution sub-mode. If fetch is selected, the FU signal indicates either User mode ($FU = 1$) or Master mode ($FU = 0$). For all three of the active sub-modes, the instruction-word addressing may be explicit (μ SNA1 = 0) or implicit (μ SNA1 = 1). The explicit addressing is used for instruction execution and the execution pointers. The implicit addressing is part of the machine-state-pointer control of the microprogram.

2.38 Instruction-word addressing of the microinstruction store is controlled by the instruction-word decoder (Figure 2-8AA). The decoding is done mainly by a programmable logic array (PLA) which provides address codes for 96 different input combinations. In many cases, the output address codes are the same for various different input combinations. The PLA decoding is shown in Table 2-6, Instruction Decoder. Some instruction-word decoding is done by logic gates operating in parallel with the PLA.

2.39 The external instruction-word logic gates are used for an ineffective branch (NOJUMP) or, with P857, a floating-point instruction without an attached FPP (NOFLO). For both instructions, PLA0 is high, and the external gates for RAD1-4 are enabled; also, either NOFLON or NOJUMPN generates NACND which activates the four gates to force RAD1 through 4 low. For No Jump, active NOJUMPN generates NACNDAD; RAD7 is selected by DWIN (double-word) and address /001 or /002 is selected. For No FPP, inactive NOJUMPN blocks NACNDAD; RAD7 is forced high and address /007 is selected. Bit 8 is PLA selected.

No Jump	RAD	0 1 2 3 4 5 6 7 8
		0 0 0 0 0 0 0 0 1
		1 0
No FPP	RAD	0 1 2 3 4 5 6 7 8
		0 0 0 0 0 0 0 1 1
		0 0 0 0 0 0 0 1 1

/001
/002
/003

2.40 Machine-State Pointer. The Next Address is determined by machine-state pointers, such as RUNF and control-panel switches. (See also Figure 1-9 for general flow). The machine-state pointer logic is shown on Figure 2-8CC. The instruction-word decoder (Figure 2-8AA) is also used for one sub-mode of the machine-state pointer microprogram control. There are four sub-modes of machine-state pointer address selection, as follows:

Instruction	RAD	0 1	8
		0	
		PLA Decoder	
Interrupt	RUNF.IR.PUP	RAD	0 1 2 3 4 5 6 7 8
(RUNF.PUP =RADET6)	KRY		0 0 0 0 1 0 1 0 1 (/015)
	KRY		0 0 0 0 1 0 1 0 0 (/014)
C.Panel	RUNF.PUP	RAD	0 1 2 3 4 5 6 7 8
		0	0 0 0 0 1 0 0 0 0 (/010)
Program End	RUNF.IR.PUP	RAD	0 1 2 3 4 5 6 7 8
(RUNF. μ NA8 =RADET6)	KRY		0 0 0 0 0 0 1 0 1 (/005)
	KRY		0 0 0 0 0 0 0 1 0 0 (/004)

In all cases, the control-panel TEST key will set RAD bit 0 to 1, via ETATEST and VALNA0 on Figure 2-8CC. The Instruction sub-mode generates the signal RADETPLN (Figure 2-8CC) which activates the instruction-word decoder PLA via signal PLAVALN on sheet AA. Refer to paragraph 2.37. The Interrupt sub-mode selects address /014 or /015 for the interrupt routines. The Control-Panel sub-mode selects address /010 if any of the control-panel command signals are active (PUP signal active). The control-panel command switches operate through the A-bus of the Data Handling logic. The Program-End sub-mode selects a branch to address /004 or /005.

2.41 Move Table/Fault (P857). An interrupt or a page fault during a Move Table instruction force the RAD bits to a special control-store address, as follows:

	Address	RAD	0	1	2	3	4	5	6	7	8
Interrupt. MVB read	1F8		1	1	1	1	1	1	0	0	0
MVB write	1F9		1	1	1	1	1	1	0	0	1
MVF read	1FA		1	1	1	1	1	1	0	1	0
MVF write	1FB		1	1	1	1	1	1	0	1	1
Page Fault	1FF		1	1	1	1	1	1	1	1	1

The move table/fault logic is shown on Figure 2-8CC. Either the page fault (PAFN) or the interrupt during Move Table (MOVEIRN) cause the signal NARDT. NARDT blocks all the control-store addressing gates on the machine-state-pointer, explicit-address, and test-flag logic, which puts the address bits high. The move table/fault logic then forces bits RAD6-8 low according to its control inputs to obtain the address code shown in the above table.

2.42 RA -- Microinstruction Address Register

The 9-bit RA register holds the address of a single 48-bit microinstruction word. This is actually a 10-bit buffer register comprising one 6-bit 74s174 and one 4-bit 74s175. The tenth bit position, however, is used to store the command-bit-derived signal FETCH, which is re-generated as FTDEL.

2.43 The 9-bit address code RAD0-8 is loaded from the control-store address bus at the leading-edge of clock pulse AP. The address code is produced by the Instruction Word logic or the Microprogram Control logic; the source is selected by gating (from the source selector) within that logic. The reset signal RSLBN resets the RA register to all zeros so that control-store address 000 is selected by the RA output. The signal RSLBN is derived from the GP-Bus reset-line signal RSLN, via RSLF.

2.44 Microinstruction Store (Control ROM)

This section is composed of six type 8205 read only memory (ROM) ICs. Each

IC contains 512 eight-bit words which are accessed by nine addressing inputs. Addressing from the RA register is applied in parallel to the six ICs to obtain 512 48-bit words of store.

2.45 The enabling inputs of the control ROM are tied high; the outputs thus display continuously the content of whatever word is addressed by the RA register. When RA is reset by RSLN, the control-ROM address zero is selected (Idle state). A listing of all control-ROM microinstructions is provided in Table 2-4B. The binary contents of the control ROM are provided in Table 2-5.

2.46 Microinstruction Decoding

Two groups of command bits (Table 2-2) are used by the CPU logic as direct command bits. The micro-command bits ($\mu\ldots$) are the actual bit contents of the currently-addressed micro-instruction word. The general-field section of these bits ($\mu GPO-4$) are decoded to produce a further 28 command bits (G...).

2.47 The general-field command bits (Figure 2-8BB) are decoded by four type 74s138 ICs. The signals $\mu GP4,3,2$ are connected in parallel to the A, B, C inputs. The gating inputs G1, G2A, G2B are connected as follows:

Bits:	1-7	9-15	16-23	24-29
G1	+5V	μGPO	μGPO	μGPO
G2A/	μGPO	μGPO	0V	μGPO
G2B/	μGPO	BPN	μGPO	0V

The three gate inputs must all be active (G1-high; G2A, B-low) to enable the three A, B, C inputs. The resultant output for the different input combinations are listed in Table 2-3. Seven of the general-field commands are valid during BP for use as set/reset commands. Ten other general-field commands are stored at BP time and updated on the following BP; these are used as parameters for next-cycle exchange.


Table 2-3a General Field Command Bit Codes

μ GP 01234	Command Bit	Clocked Out by BP	Stored on BP	Function	Application
00000	---				
00001	GIDLEN	--	--	Resynchro. Sequensor	Display, Tests.
00010	GCTLDN	--	--	Load Counter	Shift, DAR, DSR.
00011	GCRDSRN	--	--	Set OVF if Divide Error and DOOD	Shift right, Test Divide.
00100	GCRFNUN	--	--	Store OALU in FNU	IPL, PUP, Arith. Oper.
00101	GCRVMLN	--	--	Set CR if OVF; Branch for ML.	ML, Divide correction, Shift LA.
00110	GCSELN	--	--	ASR or INTAD on sel.C; data Q15	DLL, DLC, INR, Interrupt.
00111	GMOVEV	--	--	Branch during Move	Move read/write cycles.
01000	---				
01001	GFSYSN	Ys	--	Reset ENBF, ARF, PAF, FU.	System operations: INT, IPL, PAF, etc.
01010	GFENBN	Ys	--	Set ENBF	RTN with R2=15.
01011	GFSTOV	Ys	--	Allows set PIF if Stack OVF.	Update A15.
01100	GFPLR/ CLPLR	Ys	--	Loads PLR,FU by C	INT, AR, RTN Master
01101	GFRZO	Ys	--	Reset RUNF	Control-panel operations
01110	GFKYZON	Ys	--	Reset K Ready	INT, PAF, AR, LR, RR
01111	GCRVZON	Ys	--	Reset OVF; Divided Sign Store	Shift LA, DIV.
10000	GBCHN	--	Ys	Character Mode	Character instructions.
10001	GBCPN	--	Ys	C.Panel-B memory address	LM,RM.
10010	GBEXN	--	--	MMU translation to System Mode	EL,ES,MVUS,MVSU.
10011	GBOKN	--	Ys	(keys) on BIO	IPL, C.Panel, Tests.
10100	GBOFN	--	Ys	(FPP) on BIO	FPP store, FIX.
10101	GBOMN	--	Ys	(MMU) on BIO	TS, PAF.
10110	GBTMEN	--	Ys	Ext. Register Cmnd.	RER, WER.
10111	GBTMPN	--	Ys	Prog. Channel Cmnd.	I/O instructions.
11000	GBTMMN	--	Ys	MMU command	TL
11001	GBTMFN	--	Ys	FPP command	FL, FO, FOS.
11010	GFLOTN	--	Ys	FPP activation	Wait for FPP execution.
11011	GAEXLN	--	--	Execute double word	Trap for EX,MV,15R2, OPC=15.
11100	GFETCHN	--	--	Load K; set CT to 16	Fetch,EX,LR,RR,Tests.
11101	GMULTIN	--	--	D selection; OVF set for Multi	Last cycle of Multi.
11110	---				
11111	---				

Ys = Yes

Table 2-3b contd.

* REGISTRE M							
MYC EQU	2		GCRVML EQU	5	CRZ3 SI OVFF DEROUEMENT HL		
MYQ EQU	3		GCSEL EQU	6	C=ASR OU INTAD/Q15DHALU88,K88		
* REGISTRE Q			GMOVE EQU	7	DEROUEMENT EN MOVE TABLE		
SRO EQU	2		GFSYS EQU	9	ENBFZO ARFZO FUZO		
SLO EQU	1		GFENS EQU	10	ENBFZ1		
QYC EQU	3		GFSTOV EQU	11	PIFZ1 SI STKOV		
* COMPTEUR S			GFPLR EQU	12	PLR Y CI FU Y C15		
SYD EQU	1		GFRZA EQU	13	RUNFZO		
SH2 EQU	3		GFKYZ0 EQU	14	KRYZA		
SP2 EQU	2		GCRVZ0 EQU	15	OVFZA ? MEMO SIGNE DU DIVIDENDE		
* COMPTEUR P			GBCH EQU	16	MODE CARACTERE		
PYD EQU	1		GBCP EQU	17	MAD=REG D ADRESSE PUPITRE B		
PH2 EQU	2		GBEX EQU	18	PASSER PAR MMU MEME EN MODE SYSTEME		
PP2 EQU	3		GBOK EQU	19	BIO = KEY		
* COMPTEUR CT			GBOF EQU	20	BIO = FLOTTANT		
CTP1 EQU	1		GBOM EQU	21	BIO = MMU		
EJECT			GBTME EQU	22	THE		
* ECHANGE SUR LE BUS			GBTMP EQU	23	THP		
RHEM EQU	9		GBTMH EQU	24	THH		
WHEM EQU	3	THR	GBTMF EQU	25	THF		
RBUS EQU	4	THR BIO=L	GFLOT EQU	26	ACTIVATION DU PROCESSEUR FLOTTANT		
WBUS EQU	7	PAS DE THR	GAEXL EQU	27	A= SOUS EXEUTE DOUBLE MOT		
WEXM EQU	1	NO THR BIO=L WRITE=1	GFETCH EQU	28	CTZ16, KYBIO		
		EXTN WRITE MEMORY	GMULTI EQU	29	INHIBITS DSHR AT 16TH PASS/ALLOWS OVF MUL		
* SEQUENSEUR							
REPEAT EQU	1		* REGISTRE DE CONDITION				
SEQBUS EQU	2						
SEQBIO EQU	3	BSYZA IN T6 OF NEXT CYCLE	CRRTN EQU	4			
			CRIO EQU	8			
* DEMANDE DE BUS ANTICYPEE			CRFLO EQU	12			
			CRLOG EQU	16			
RUSR EQU	1		CRADD EQU	20			
EJECT			CRSUB EQU	24			
* DECODEURS DIVERS			CRCMP EQU	28			
			BUFFER DATA	9			
BIDLE EQU	1	LONG CYCLE IF TEST					
GCTL0 EQU	2	CTYSPA PAFZO					
GCDSR EQU	3	OVFZ1 SI ERREUR DIVIZ ENTREE GAUCHE DE D					
GCRENU EQU	4	PNU Y DALU					



(machine state pointer addressing)

Table 2-3 General Field Command Bit Codes

μ GP 01234	Command Bit	Clocked by BP	Stored on RP	Function	Application
00000	---				
00001	GIDLEN	--	--	Resynchro. Sequensor	Display, Tests.
00010	GCTLDN	--	--	Load Counter	Shift, DAR, DSR.
00011	GCRDSRN	--	--	Set OVF if Divide Error and DOOD	
00100	GCRFNUN	--	--	Store OALU in FNU	Shift right, Test Divide.
00101	GCRVMLN	--	--	Set CR if OVF; Branch for ML.	IPL, PUP, Arith. Oper.
00110	GCSELN	--	--	ASR or INTAD on sel.C; data Q15	ML, Divide correction,
00111	GMOVEV	--	--	Branch during Move	Shift LA.
01000	---				DLL, DLC, INR, Interrupt.
01001	GFSYSN	Ys	--	Reset ENBF, ARF, PAF, FU.	Move read/write cycles.
01010	GFENBN	Ys	--	Set ENBF	
01011	GFSTOV	Ys	--	Allows set PIF if Stack OVF.	RTN with R2=15.
01100	GFPLR/ CLPLR	Ys	--	Loads PLR,FU by C	Update A15.
01101	GFRZO	Ys	--	Reset RUNF	INT, AR, RTN Master
01110	GFKYZON	Ys	--	Reset K Ready	Control-panel operations
01111	GCRVZON	Ys	--	Reset OVF; Divided Sign Store	INT, PAF, AR, LR, RR
					Shift LA, DIV.
10000	GBCHN	--	Ys	Character Mode	Character instructions.
10001	GBCPN	--	Ys	C.Panel-B memory address	LM,RM.
10010	GBEXN	--	--	MMU translation to System Mode	
10011	GBOKN	--	Ys	(keys) on BIO	EL,ES,MVUS,MVSU.
10100	GOBN	--	Ys	(FPP) on BIO	IPL,C.Panel,Tests.
10101	GBOMN	--	Ys	(MMU) on BIO	FPP store, FIX.
10110	GBTMEN	--	Ys	Ext. Register Cmnd.	TS,PAF.
10111	GBTMPN	--	Ys	Prog. Channel Cmnd.	RER,WER.
11000	GBTMMN	--	Ys	MMU command	I/O instructions.
11001	GBTMFN	--	Ys	FPP command	TL
11010	GFLOTN	--	Ys	FPP activation	FL,FO,FOS.
					Wait for FPP execution.
11011	GAEXLN	--	--	Execute double word	Trap for EX,MV,15R2, OPC=15.
11100	GFETCHN	--	--	Load K; set CT to 16	Fetch,EX,LR,RR,Tests.
11101	GMULTIN	--	--	D selection; OVF set for Multi	Last cycle of Multi.
11110	---				
11111	---				

Ys = Yes

ie 2-4A Control-ROM Microinstruction List P857

ADD.		ADD.		ADD.	
000 ROM ./1E8.AR15.ALUB.CALU.MYC.QYC...WBUS...0	NO JUMP	040 FTA AWRI.AANDB.CRL0G	AN	040 ROM ./U08..ALUB...SYD.....0	C10 OTR
001 FTA ..0	INCR P	041 ROM FLAG./1C8.APSW.AHNDL.CALU.MYC....BUSR..0 HLT.RIT.INH.RT01S	RT01	041 ROM ./100.....0	GO TO TRAP (WMP)
002 ROM ./IE9....SP2.PP2...BUSR..0	NO FLOT PROC	042 ROM ./CB10.MYC..PP2..SEQBUS..0	RTS	042 ROM ./LB2.AWA2.DB10.....RBUS.SEQB10..0	FFX LD A2
003 ROM FLAG./000.AZ.ALUA.CALU.QYC.....GAEXL.D	TEST DISPLAY	043 ROM ./0F0...CB10.MYC..PP2..SEQBUS..0	RTSS	043 ROM SNPLA./100.ARK2.HLA.CALU.MYC.QYC.....0	RT1
004 ROM FLAG./1F8.ASYS.TWOA.CALU.QYC.....0	DECR BEFORE VISU	044 ROM ./101.ARR1.AANDB....WMEM.BUSR..0	AN S	044 ROM ./1B8.AWRI.TWOA....CPI1..REPEAT...0	SLL
005 ROM ./IFB....SM2.PM2....GKYZO.D	VISUA	045 ROM ./101..ZERO....WMEM.BUSR..0	CM	045 ROM ./1B8.AWRI.ASHL...SLQ....CPI1..REPEAT..GCSEL.D	SLC
006 ROM ./IFF.AEP.ALUA.CALU.MYC.....0	VISUB	046 FTA AWRI.AANDB.CRL0G	TM	046 ROM ./169.....CTP1....0	RT10
007 ROM ./1FF..0B10.CB10.MYC....SEQBUS..0	LD	047 ROM ./IE9....BUSR..CRFL0	FPP WAIT EXEC.	047 ROM ./179.ARR2.ALUA.CALU.QYC.....GCTL0.D	RT10
008 FTA AWRI.ALUB.CRL06	LD P	048 ROM FLAG./1A6.AR11.DIVALU.....ECRNU.D	DIV TEST COR.REM.	048 ROM FLAG./DB7.FRO.CHLU.QYC.....BUSR.GBTMF.U	FPP LOAD
009 ROM ./1E9..ALUB...SYD.PYD...CUSR..CRL06	RCP IN L REG.	049 ROM FLAG./140.AR11.AXB.CALU.MYQ.QYC.....0	DIV TEST QUOT.	049 ROM ./0BA.AWRI.ZERO.LALU.QYL.....GCRVZU.D	MUL-RESET PART.PROD
010 ROM ./16D.ASYS.ALUA....WBUS...0	LR OR RR	050 ROM FLAG./0E2.AEP.AMB.CALU.MYC.....0	SLN	050 ROM ./130.ARA0.ALUA.....WBUS..BUSR..0	EX T1 OR T3
011 ROM ./IFF.AR00.ALUA..MYC.....0	ERRONEOUS START	051 ROM FLAG./1B5.AWRI.TWOA....PP2.....0	SLN LOOP	051 ROM FLAG./0AB.ATEN.ACR.CALU.MYC.QYC...WEMX..GB0F.D	EX T2 TRAP
012 ROM FLAG./0E0.AWA0.ALUB....RBUS..0	SAVE P TEST IF L/R R	052 ROM FLAG./188.AWRI.AOB....WMEM.BUSR..0	MS LOOP	052 ROM ./1A2.....SEQBUS.GFRZ0.D	FPP STORE
013 ROM ./0E0.AR00.ALUA..SYD.PYD.....0	LOAD P AND S LR	053 ROM ./0E8..DB10....SYD.PP2..SEQBUS.BUSR..0	MS END	053 ROM FLAG./104.AEP.ALUA..SYD.PYD...SEQBUS..0	LOOP M
014 ROM ./105.ATW0.TWOA.CALU.MYC.....U	INT	054 ROM ./101.ARR1.AOB....WMEM.BUSR..CRL06	TEST READAM	054 ROM ./159..BSHR.CALU.MYL.SLG.....0	IPL LOOP
015 ROM ./105.ATW0.TWOA.CALU.MYC..PM2....GKYZO.D	INT DECR	055 ROM ./0A8.AWA0.BSHR..MYQ.....0	LOAD M	055 ROM ./159..BSHR.CALU.MYL.SLG.....0	IPL LOOP
016 FTA ..0	FETCH	056 ROM FLAG./1A0.....SLG.....0	OR	056 ROM ./1AA.ATEN.ACRL.CALU.MYC.....0	INR
017 ROM ETAT./1FE.....SEQBUS.G1OLE.D	VISU IDLE	057 ROM FLAG./190.AYSW.TWOA.CALU.QYC.....GBCP.D	TEST READ	057 ROM SNPLA./103.ARCL.ALUA.CALU.MYC.....0	RT10 END
018 ROM FLAG./193.AEP.ALUA.CALU.MYC.....GCRVZ0.D	SLASLN SAVE P	058 ROM FLAG./1A6.AWRI.DIVALU.....0	READ M	058 ROM ./169.AEP.ALUA.CALU.QYC.....CTP1....0	RT10P
019 ROM FLAG./158.AFP.ALUA.CALU.MYC.SL0....GCRVZ0.D	DLACLN SAVE P	059 ROM FLAG./140.AR11.AXB.CALU.MYQ.QYC.....0	DIV CORR.REM.	059 ROM ./0B3.AR02.THOA.CALU.QYC.....0	FPP OPER
020 ROM FLAG./178.ARR1.ALUA.CALU.QYC.....0	SLL SLC	060 ROM ./0E2.AEP.AMB.CALU.MYC.....0	DIV TEST QUOT.	060 ROM ./095.ARR1.ALUA.....WBUS..BUSR.GBTMF.D	DIV
021 ROM ./OCE.AWA1.ASHL..SLQ....CTP1..REPEAT..GCSEL.D	DLL DLC	061 ROM FLAG./1A5.AWRI.ASHR..SRQ..PP2....ECRDSR.D	SRN	061 ROM ./0F6.E.WR2.ALUB.....0	FFL
022 ROM FLAG./168.AEP.ALUA.CALU.MYC.....0	SRA SRN	062 ROM FLAG./1A2.ARCT.ALUA....SM2.PM2.CTP1.WMEM.SEQBUS..0	CRN LOOP	062 ROM ./0F6.E.WR2.ALUB.....0	DLN.DRN END
023 ROM ./000.ARR1.ALUA.LALU.QYC.....0	DRA DRN	063 ROM ./0E8..ALUB..MYQ..SYD.PYD.....0	MSRD LOOP	063 ROM FLAG./0B3.ATW0.ASHR.CALU.MYC.....BUSR.GBTMF.D	FPP OP/S
024 ROM ./OCE.AWA1.ASHR..SRQ....CTP1..REPEAT..GCSEL.D	SPL SPC	064 ROM ./0E8..ALUB..MYQ..SYD.PYD.....0	MSRD PUP	064 ROM ./143.AEP.ALUA.CLUR.MYC..SP2...WMEM.SEQBUS.BUSR.GCSEL.D	INT
025 ROM ./000.ARR1.ALUA.LALU.QYC.....0	DRL DRC	065 ROM ./1F8..ALUB..MYQ.....0	PUP	065 ROM ./160.AEP.ALUA.CALU.MYC.....GFLOT.D	FFX
026 FTA AWRI.APB.CRAD0	AD	066 ROM ./1F8..ALUB..MYQ.....0	READ STATUS	066 ROM ./098.....RBUS..GBCP.CRFLO	FFX UPD CR
027 ROM ./1E9.AEP.APB...SYD.PYD...BUSR..CRADD	AD P	067 ROM FTA AWRI.AXB.CRL0G	XR	067 ROM ./D05..ZERO....SYD....GFSYS.0	IPL
028 ROM ./0E2.ARR2.ALUA...SYD...BUSR..0	RT3	068 ROM FLAG./004..CB10.MYC....SEQBUS..0	INT	068 ROM ./1E9.AEP.APB...SYD.PYD...BUSR..0	RF
029 ROM ./0E8.ARR2.ALUA...SYD...BUSR..0	RT3S	069 ROM ./0F4..CB10.MYL....SEQBUS..0	PTP	069 ROM ./0E7.ATW0.ALUA.CALU.MYC.....0	RT38
030 ROM ./101.ARR1.APB....WMEM.BUSR..CRADD	AO S	070 FTA AWRI.AOB.CRL06	RTS	070 ROM SNPLA./100.ARR2.ALUA.CALU.QYC.SYD.....0	RT3C
031 ROM ./011.AZ.APLB1....WMEM.BUSR..CRADD	IM	071 ROM FLAG./101.ARR1.AXB....WMEM.BUSR..CRL06	RTS	071 ROM ./008..AWRI.ASHL..SLQ....CTP1..REPEAT...0	DLA
032 ROM ./077.ATW0.TWOA.CALU.MYC.....0	RTN MASTER	072 ROM FTA AWRI.AXB.CRL06	XR S	072 ROM ./008..AWRI.ASHL..SLQ....CTP1..REPEAT...0	IPL LOOP
033 ROM ./19E.AW15.AMB...SYD....GFSOTO.V	INT UPDATE AIS	073 ROM ./180..AWAD.ALUB..MYQ.....0	DLM EMD	073 ROM ./008..AWRI.ASHL..SLQ....CTP1..REPEAT...0	RT3B
034 ROM ./000.AZ.ALUA.CALU.QYC.....0	TRAP SLN	074 ROM FLAG./000.AZ.ALUA.CALU.QYC.....GAEXL.D	TNM	074 ROM ./008..AWRI.ASHL..SLQ....CTP1..REPEAT...0	RT3C
035 ROM ./0E3.ATEN.TWOA.CALU.MYC.QYC.PYD....0	SLN	075 ROM ./05F.ARR2.ALUA.CALU.QYC.PYD.....0	DLM DRN END	075 ROM ./008..AWRI.ASHL..SLQ....CTP1..REPEAT...0	DLA
036 ROM ./159.ATW0.ACR.CALU.MYC.QYC.....0	IPL SET	076 ROM ./006..AWAD.ALUB....PM2.....0	MVF 15R2 TRAP	076 ROM ./008..AWRI.ASHL..SLQ....CTP1..REPEAT...0	IPL LOOP
037 ROM ./145.AEP.ALUA...SYD...RBUS..BUSR.GBOK.D	IPL END	077 ROM ./074..AWRI.TWOA....CTP1..REPEAT...0	DLM DRN END	077 ROM ./008..AWRI.ASHL..SLQ....CTP1..REPEAT...0	RT3B
038 ROM FLAG./1D2.AUNCT.DB10..HYQ..SM2.PM2.CTP1..SEQBUS..0	MLR1	078 ROM FLAG./195..AW11.ASHL..SLQ..PP2.....0	MVF 15R2N	078 ROM ./008..AWRI.ASHL..SLQ....CTP1..REPEAT...0	EL
039 ROM ./00C..ALUB...S1D.PYD...BUSR..0	MLR1	079 ROM ./0E4..AWRI.TWOA....CTP1..REPEAT...0	DLN LOOP	079 ROM ./008..AWRI.ASHL..SLQ....CTP1..REPEAT...0	DA
040 ROM ./134...CLUR.MYC....GCSEL.D	AUTO RESTART	080 ROM FLAG./1F7..DB10.CB10.MYC..SP2.PP2...SEQBUS..0	SLA	080 ROM ./14F..BSHR.CALU.MYC.....0	IPL LOOP
041 ROM FLAG./1C0.APLU1.ALUA.CALU.QYC.....0	TEST IPL	081 ROM ./1F7..DB10.CB10.MYC..SP2.PP2...SEQBUS..0	SLN	081 ROM ./152..CB10.MYC..SP2.PP2...SEQBUS..0	DAK
042 ROM FLAG./1F8..ALUB..MYQ.....0	SU	082 ROM FLAG./1F7..DB10.CB10.MYC..SP2.PP2...SEQBUS..0	READ M PUP A	082 ROM ./152..CB10.MYC..SP2.PP2...SEQBUS..0	ES
043 ROM FLAG./1C4..BSHR.CALU.MYC.....0	SU P	083 ROM ./1F7..DB10.CB10.MYC..SP2.PP2...SEQBUS..0	READY PUP B	083 ROM ./101.ARR1.ALUA....WMEM.BUSR.GBEX.D	DA
044 ROM ETAT./1FF.AEP.ALUA...SYD.....0	RTN USER	084 ROM ./1F7..DB10.CB10.MYC..SP2.PP2...SEQBUS..0	READY PUP B	084 ROM ./094..AW42.APB.CALU.MYC.QYC.....0	TL ENDO
045 ROM FLAG./1C4..BSHR.CALU.MYC.....0	C2 OR NGR	085 ROM ./1F7..DB10.CB10.MYC..SP2.PP2...SEQBUS..0	SH DSH	085 ROM ./1F7..DB10.CB10.MYC..SP2.PP2...SEQBUS..0	TL
046 ROM ./077.ATW0.TWOA.CALU.MYC.....0	RTN USER	086 ROM ./1F7..DB10.CB10.MYC..SP2.PP2...SEQBUS..0	SH DSH	086 ROM ./1F7..DB10.CB10.MYC..SP2.PP2...SEQBUS..0	TL LOOP
047 FTA AWRI.AOB..0	INH.RTN A15 AND LC END	087 ROM ./1F7..DB10.CB10.MYC..SP2.PP2...SEQBUS..0	SH DSH	087 ROM ./1F7..DB10.CB10.MYC..SP2.PP2...SEQBUS..0	TL LOOP
048 ROM FLAG./000.AZ.ALUA.CALU.QYC.....GAEXL.D	TRAP SRN	088 ROM ./1F7..DB10.CB10.MYC..SP2.PP2...SEQBUS..0	RTS	088 ROM ./1F7..DB10.CB10.MYC..SP2.PP2...SEQBUS..0	TRAP
049 ROM FTA ..0	SRN	089 ROM ./1F7..DB10.CB10.MYC..SP2.PP2...SEQBUS..0	RTS	089 ROM ./1F7..DB10.CB10.MYC..SP2.PP2...SEQBUS..0	DS
050 ROM FLAG./1C4..BSHR.CALU.MYC.....0	WAIT 10	090 ROM ./1F7..DB10.CB10.MYC..SP2.PP2...SEQBUS..0	DRN	090 ROM ./1F7..DB10.CB10.MYC..SP2.PP2...SEQBUS..0	IPL END
051 ROM ETAT./1FF.AEP.ALUA...SYD.....0	WAIT 10	091 ROM ./1F7..DB10.CB10.MYC..SP2.PP2...SEQBUS..0	DRN	091 ROM ./1F7..DB10.CB10.MYC..SP2.PP2...SEQBUS..0	DSK
052 ROM FLAG./1C4..BSHR.CALU.MYC.....0	ML END	092 ROM ./1F7..DB10.CB10.MYC..SP2.PP2...SEQBUS..0	TS	092 ROM ./1F7..DB10.CB10.MYC..SP2.PP2...SEQBUS..0	INT
053 ROM ./00C..ALUB...S1D.PYD...BUSR..0	IPL	093 ROM ./1F7..DB10.CB10.MYC..SP2.PP2...SEQBUS..0	TS	093 ROM ./1F7..DB10.CB10.MYC..SP2.PP2...SEQBUS..0	DS
054 ROM ./15F.ATW0.ACR...SYD.....0	TEST LOADM	094 ROM ./1F7..DB10.CB10.MYC..SP2.PP2...SEQBUS..0	PUP	094 ROM ./1F7..DB10.CB10.MYC..SP2.PP2...SEQBUS..0	DS
055 ROM FLAG./1F4..BCR.CALU.QYC.....0		095 ROM ./1F7..DB10.CB10.MYC..SP2.PP2...SEQBUS..0	PUP	095 ROM ./1F7..DB10.CB10.MYC..SP2.PP2...SEQBUS..0	DS
056 ROM ./1E9..AWA2.ALB..MYC.....0		096 ROM ./1F7..DB10.CB10.MYC..SP2.PP2...SEQBUS..0	PUP	096 ROM ./1F7..DB10.CB10.MYC..SP2.PP2...SEQBUS..0	DS
057 ROM FLAG./1F4..BCR.CALU.QYC.....0		097 ROM ./1F7..DB10.CB10.MYC..SP2.PP2...SEQBUS..0	PUP	097 ROM ./1F7..DB10.CB10.MYC..SP2.PP2...SEQBUS..0	DS

1/9/75

Table 2-4A contd.

ADD		ADD		ADD				
D00	FIA AWR1.ALU8..D	LCK	100	ROM ./03F.....,GFSYS.D	VERIF MAN. PUPIT	1ND	ROM ./07E.....,RBUS..,GBOK.D	TEST MAN REG M
D01	ROM ./1E9..ALU8...SYD.PYD...BUSR..D	LDK P	101	ROM ./19A.ARR0.ALUA..MY0..PYD...BUSR..D	DLN.DRN END	1V1	ROM ./1E9.AWR2.AMB..,BUSR.GFSTOV.O	UPD STK MSRD
D02	ROM ./135..BCR.....,BUSR.GFPLR.O	AR PAF INT	102	ROM ./0EC.ARR2.APB..,SYD...BUSR..D	RTE	1V2	ROM ./1CF.AWR1.ZERO.....,BUSR..D	NGR
D03	ROM ./0EE..,CB10.MYC...PP2...SEQBUS..D	RTSC	103	ROM ./1AD.ARR2.APB..,SYD...BUSR..D	RT7	1V3	ROM ./101.AZ.AMB.....,WMEM..BUSR..CRSUB	C2
D04	ROM ./04F.AWA2.APB.....,0	MVF DEST IN A2	104	ROM ./003..CB10.MYC...RBUS.SEQB10..,0	TMP TEST RD KEYS	1V4	ROM ./188..ALU8.....,WBUS.SEQB10..,CR10	C10 ATP
D05	ROM ./1E9.ARR0.ALUA..,SYD.PYD...BUSR..D	MOVE END SLM REST.P	105	ROM FLAG./004.ARR0.ALUA.....,GCRFNU.D	TEST RETURN	1V5	ROM ./087.ARR2.ALUA.CALU..,GYC.....,0	MU-MUL.TOR IN Q REG.
D06	ROM ./088.ARR1.ALUA.CALU..,GYC.....,0	CA	106	ROM FLAG./000.AZ.ALUA.CALU..,GYC.....,GAEXL.D	EX OPER T4T7 TRAP	1V6	ROM FLAG./01C.ATW0.APB..MYC.....,GCRFNU.D	TEST NO 1
D07	FIA ARR1.AMB.CRCMP	CA	107	ROM ./066..BSHR.CALU.MIC.....,0	EX OPER T1.T2.T3	1V7	ROM ./018....SL0.....,0	TEST NO 1
D08	ROM ./086.ARR1.ACR.CLUR.MYC.....,BUSR.GBCH.O	LC	108	ROM FLAG./000.AZ.ALUA.CALU..,GYC.....,GAEXL.D	MVB 15R2FU TRAP	1V8	ROM ./086.AWA1.MULTI..,SR0..CTP1..REPEAT..,0	MU-ALGORITHM
D09	FIA AWR1.BCR.O	ECR	109	ROM ./048.ARR2.ALUA..,PYD.....,0	MVB 15R2FUN	1V9	ROM ./085.AWA1.MULTI..,MYG.....,GMULTI.D	MULTI 16TH PASS
D0A	ROM ./1E9..DB10...SYD.PYD...SEQBUS.BUSR..D	AR PAF INT TRAP	10A	ROM ./0E8.ARR2.APB..,SYD...BUSR..D	RT55	1VA	ROM ./084.AWA1.BSHR.....,0	MULTI STORE LSB OF PROD.
D0B	ROM ./132.....,GFSYS.D	AR END	10B	ROM ./1AC.ARR2.APB..,SYD...BUSR..D	RT75	1VB	ROM ./007.ARR2.ALUA.....,GCRFNU.D	MULTI UPDATE FNU
D0C	ROM ./101.ARR1.ALUA.....,WMEM..BUSR.GBCH.O	SC	10C	ROM ./044.ATW0.ALUA.CALU.MYC.GYC.....,0	MVB LENGTH>0	1VC	ROM ./0AD..ALUB..,SR0.SP2...SEQBUS.BUSR.GBTMF.O	FPP SINGLE RD MA
D0D	ROM ./130..BSHR...SYD....,GFKYZO.O	PAGE FAULT AR	10D	ROM ./1E9.ARR0.ALUA..,SYD.PYD...BUSR..D	MVB LENGTH=0	1VD	ROM ./042....SP2...SEABUS.BUSR.GBTMF.O	FPP OP/S DOUBLE READ M1
D0E	ROM FLAG./128.ARR0.APB.CLUR.MYC.SLG.....,0	EX TBN TEST K1	10E	ROM ./1EB.ARR0.AMB..,PYD.....,0	INT MOVE	1VE	ROM ./053.ATW0.ASHR..MYC.GYC.SM2.PM2..WMEM...D	T. MEMOIRE NO1
D0F	ROM ./1E6..,CIOR.MYC.GYC.....,WBUS.SEQB10.GFETCH.O	EX LOAD K	10F	ROM ./125.ATW0.TWOA.CALU..,GYC.....,0	PAF MOVE	1VF	ROM ./06C.AWA1.ALUB..,SM2.PM2.....,0	TEST MEMOIRE NO1
D00	ROM FLAG./000.AZ.ALUA.CALU..,GYC.....,GAEXL.O	TRAP	110	ROM ./00F.....,GFRZD.O	VERIF MAN. REG L	1SD	ROM ./09F.....,GFRZD.O	TEST Q.CHARG.NO.
D01	ROM FLAG./000.AZ.ALUA.CALU..,GYC.....,GAEXL.O	TRAP	111	ROM SNPLA./100.ARR2.APB.CALU..GYC.SYD.....,0	RTSC	1S1	ROM ./0A1.AWA1.BCR..MYC.GYC.....,0	TEST DLA
D02	ROM ./125.AWR2.ALUB.....,0	PAGE FAULT ML	112	ROM ./12C.ARR2.APB..,SYD...BUSR..D	RT7C	1S2	ROM FLAG./030....,MY0..SP2...SEQBUS.BUSR.GBTMF.O	FPP READ LAST MA
D03	ROM SNPLA./100..DB10..GYC.SYD.PP2...SEQBUS..D	RT4C	113	ROM SNPLA./100.AEP.ALUA.CB10.MYC.GYC.SYD...SEQBUS..D	RT3	1S3	ROM ./173.ARR0.TWOA..,SYD.....,0	FPP OPS WAIT.LD S WITH 1ST AD.
D04	ROM FLAG./11B.AWA2.AMB.CB10.MYC..SYD...SEQBUS..GMOVE.O	MVF READ	114	ROM ./048.AWA2.APB.CB10.MYC..SYD...SEQBUS..GMOVE.O	MVB READ	1S4	ROM ./010.BINV.CALU..,GYC.SP2...WEXH.SEQBUS.BUSR.GBF.O	FPP/S SI.
D05	ROM ./056.AWA1.APB.....,0	MVF REST A1	115	ROM ./056.AWA2.APB.....,0	MVB CORRECT A2	1S5	ROM ./010....SP2...WEXH.SEQBUS.BUSR.GBF.O	FPP/S DOUBLE ST M1
D06	ROM FLAG./120....,SL0.....,0	EX K1 TEST K2	116	ROM ./0AE.ATEN.ALUA..MYC.....,GFRZD.O	TEST DLA	1S6	ROM ./0E9....,0	TEST DLA
D07	ROM FLAG./0F8..,BCR.CALU..,GYC.....,0	EX K1N TEST MD	117	ROM SNPLA./100..,CB10.MYC.GYC..SEQBUS..,0	RT35	1S7	ROM ./0A7.ARR0.AOB..,SYD...FBUS..,BUSR.GBTMP.O	INR
D08	FIA AWR1.AMB.CRCMP	CW	118	ROM ./0EC.AUR2.APB..,SYD...BUSR..D	RT3B UPDATE STACK	1S8	ROM ./0A6.AWA1.DB10.CIOR.MYC..SEQBUS..GCSEL.CR10	INR
D09	FIA NEP.AMB.CRCMP	CWP	119	ROM ./1F3.ARR2.AMB.....,GFRZD.O	STD	1S9	ROM ./188.AWA1.AOB..,SL0.....,0	INR TST SST
D0A	ROM ./124.APSW.ALUA.CALU.MYC.....,GFSYS.D	PAGE FAULT	11A	ROM ./1F2.ARR2.AMB.....,GFRZD.O	STD	1SA	ROM ./0A4.AWA1.ALUA.....,GCRVZO.O	DIV MEMO SIGNE DIVD
D0B	ROM ./122.AR15.ALUA..,SYD...WEXH..BUSR.GBOM.D	PAGE FAULT	11B	ROM ./1E9.ARR1.ALUA.....,BUSR.GCRVML.CRL0G	SLA CR	1SB	ROM ./0A3.AWA1.DIVSH..,SL0..CTP1..,GCRDSR.O	DIV 1ST PASS
D0C	ROM ./08C.ARR1.ALUA..CLUR.MYC.....,BUSR.GBCH.O	CC	11C	ROM FLAG./1B5.ARR1.ALUA.....,0	SLN TEST NORM	1SC	ROM ./0A2.AWA1.DIVSH..,SL0..CTP1..REPEAT..,0	DIV PROCESS
D0D	ROM ./110..ALUB..MYG..SM2..WMEM..SEQBUS.BUSR..D	PAGE FAULT	11D	ROM ./130.AWR2.BSHR.....,0	SLN RESULT	1SD	ROM FLAG./1B6.AWA1.DIVALU..,SL0.....,GCRFNU.D	16TH PASS
D0E	ROM FLAG./118....,SL0.....,0	EX K1K2 TEST K3	11E	ROM ./1EC.AU1215.DB10..,0	KEYS IN (RCP) LR	1SE	ROM ./0AD.ATW0.APB.CLUR.MYC..PYD.....,0	TEST DLA
D0F	ROM FLAG./0F8..,BCR.CALU..,GYC.....,0	EX K1K2N TEST MD	11F	ROM ./1FF.AR1215.ALUA..MYC..GFKYZO.O	LOAD OR READ R	1SF	ROM ./091.AWA2.BCR..,SR0.....,0	TEST DLA
D00	ROM ./078..ALUB....,0	WER	120	ROM ./009....,RBUS..,GBOK.O	VERIF MAN. REG L	160	ROM ./039....,RBUS..,GBOK.O	TEST Q.CHARG NO.
D01	ROM FLAG./197.AEP.ALUA.CALU.MYC.....,0	MVF	121	ROM FLAG./1A5.ATEN.TWOA.CALU.MYC..PYD.....,0	SRM	161	FIA AW42.ALUB.O	DIV ST CORD QUOT
D02	ROM ./117.ATW0.APB.CALU.MYC..SL2...WEXH.SEQBUS.BUSR.GBOM.D	PAF	122	ROM ./188.AUR1.ASHR..,SR0..CTP1..REPEAT..,GCRDSR.O	SRLC	162	ROM ./09F.....,0	TEST
D03	ROM ./0E0..,CB10.MYC..SEQBUS..,0	RT7C	123	FIA ARA1.ALUA.CRL06	ML DSH	163	ROM ./033.AZ.ALUA..MYC.....,0	TEST
D04	ROM ./057..ALUB..MY0..PM2..WMEM..BUSR.GBEX.O	MVF PREP WRITE	124	ROM ./0DA..,MY0.....,0	DLA END	164	ROM ./09A.AWA1.DB10..,RBUS.SEQB10..,GBOF.U	FFX LD A1
D05	ROM ./057..ALUB..MY0..PM2..WMEM..BUSR.GBEX.O	MVSU PREP WRITE	125	ROM ./0D7.AWA2.BSHR.CALU.MYC.....,GCRFNU.O	DLA END	165	ROM ./170....,RBUS..,BUSR.GB0F.O	FFX RESET BSY
D06	ROM FLAG./108....,SL0.....,0	EX K1K2K3 TEST K4	126	ROM ./C19..BINV..MYC.....,0	ROUT.AFFICH.INCR	166	ROM ./022.AWCT.ALUB..,CTP1.....,0	TEST NO 3
D07	ROM FLAG./0F8..,BCR.CALU..,GYC.....,0	EX K1K2K3N TEST MD	127	ROM ETAT./07E..ALUB.CALU..GYC..SEQBUS..,0	DISPLAY INCR	167	ROM ./023.AWCT.ALUB..,SL0..CTP1.....,0	TEST NO 3
D08	ROM ./132.AW15.AMB.CIOR.MYC..RBUS.SEQB10..,GFSOTO.V	PAGE FAULT	128	ROM ./1E9.ARA1.ALUA.....,BUSR.GCRVML.CRL0G	DLA END	168	ROM ETAT./0DE..,SEQBUS..,0	VERIF MAN REG L
D09	ROM ./1E9.AEP.ALUA..,SYD...SEQBUS.BUSR.CRRTN	RTN 15P2N	129	ROM ./164.AEP.ASHR.CALU.MYC.....,0	DLN.DRN END	169	ROM FLAG./09C.APSW.AANDB.....,GCRFNU.O	TEST TMP-TPM
D0A	ROM ./110.ATEN.TWOA.CALU..GYC..PM2.....,0	TRAP	130	ROM ./041.ARA1.ACR.CLUR.MYC.....,0	TEST RB	170	ROM ./030.ARA2.ALUA.....,WBUS.SEQBUS.BUSR.GBTMF.O	FFL LD M1
D0B	ROM ./073.AEP.ALUA.CB10.MY0..GYC..SYD...SEQBUS..,GFSOTO.RTN15	TEST	131	ROM ./034.ARA1.ALUA..,0	TEST DLA	171	ROM ./152.AEP.ALUA.CB10.MYC..SYD...SEQBUS..,0	DAR+ DA
D0C	ROM ./02E.ATW0.CALU..,MYC.....,0	CF	132	ROM ./0DC.AWA2.ALUB.....,BUSR.GCRFNU.O	DSH	172	ROM ./1F7.AEP.ALUA.CB10.MYC..SYD...SEQBUS.BUSR..,0	EL
D0D	ROM FLAG./130.AWA0.ALUB....,WBUS..,0	EX	133	ROM ./038..,MY0.....,0	TEST Q.CHARG NO.	173	ROM ./088.AEP.ALUA.CIOR..GYC..SYD...SEQBUS..,0	CC
D0E	ROM ./168..ATW0.TWOA.CALU..MYC..PM2.....,0	CF 15R1	134	ROM ./0CA.AEN.ALUA.CALU.MYC..PYD..CTP1.....,0	MLRI	174	ROM ./189.AWA2.TWOA..,0	DS
D0F	ROM ./100.AU15.AMB..SL0.SYD....,GFSOTO.V	TRAP	135	ROM ./1D3.AUR2.APB..,SYD.FM2...BUSR..,0	MLPI	175	ROM ./142.AEP.ALUA.CB10.MYC..SYD...SEQBUS..,0	DSR
D00	ROM ./04..ATEN.ACR.CALU.MYC.....,0	RER	136	ROM ./0E9.....,0	TEST DLA	176	ROM ./0E9.....,0	TEST DLA
D01	ROM FLAG./0F7.AEP.ALUA.CALU.MYC.....,0	MVB	137	ROM ./0C7.AEP.APB.CALU.MYC..CTP1.....,0	MLK	177	ROM ./087.AWA0.ALUB..,MY0.....,BUSR..,0	CW CA
D02	ROM ./105.APSW.ALUA..SL0.SP2...WMEM..BUSR.GFSYS.O	TRAP	138	ROM ./0C6.AEN.ALUA..,PYD.....,0	ML	178	FIA AR40.AMB.CRCMP	CW CA
D03	ROM ./12C.DB10..MY0..SP2...WMEM..BUSR..,0	RT5C	139	ROM ./1C3.ARR2.ALUA.CALU..GYC..PM2...BUSR..,0	ML	179	ROM ./083.AWA1.BCR.CIOR.MYC..SEQBUS..,0	LC
D04	ROM ./0EB.ARA1.ALUA..,SYD...BUSR..,0	MVB PREP 1ST AD	140	ROM ./0C4.AEN.ALUA..,PYD.....,0	MS	17A	ROM ./027..ZERO..MY0..SR0.....,0	TEST NO 2
D05	ROM ./0EB.ARA1.ALUA..,SYD...BUSR.GBEX.O	MVUS PREP 1ST AD	141	ROM ./1B3.ARCT.ALUA..,PM2..CTP1..WMEM..BUSR..,0	MS	17B	ROM ./026..ALUB..MY0..PYD.....,0	TEST NO 2
D06	ROM FLAG./0F8..,BCR.CALU..,GYC.....,0	EX K1K2K3K4 TEST MD	142	ROM ./0C2.AEN.ALUA..,GYC..PYD.....,0	MSRD	17C	ROM ./1C8.AEP.ALUA..,SYD...BUSR..,0	LC
D07	ROM FLAG./0D0..AZ.ALUA.CALU..GYC.....,GAEXL.O	EX 15OPC TRAP	143	ROM ./1A3.ARCT.ALUA..,PM2..CTP1..WMEM..BUSR..,0	MSRD	17D	FIA AW42.ASHR.O	DAS END
D08	ROM ./0CA.AEN.ALUA.CALU.MYC..PM2.....,0	MLK	144	ROM FLAG./004.AEP.ALUA..,WMEM..,0	TEST CORR LONG EX.	17E	ROM ./090.AEP.TWOA..MYC..PM2.....,0	TEST DLA
D09	FIA AWR1.BINV.CRL06	C1	145	ROM FLAG./004.AEP.ALUA..,WMEM..,0	TRAF	17F	ROM ./081.AEP.APB..MY0..PYD.....,0	TEST DLA
DFA	ROM ./104.AEP.ALUA..MY0..SP2...WMEM..SEQBUS.BUSR..,0	TRAP	146	ROM ./1E9.AEP.ALUA..,0	TEST DLA			
DFB	ROM ./103..ALUB..,SYD...SEQBUS..,0	TRAP	147	ROM FLAG./004.AEP.ALUA..,WMEM..,0	TEST MEMOIRE NO2			
DFC	ROM ./135....,SM2....,BUSR..,0	TRAP	148	ROM FLAG./003.ARA1.TWOA..MYC..GYC..PYD..,0	TEST MEMOIRE NO1			
DFF	ROM ./101..BINV..,WMEM..BUSR..,CRL06	CIS	149	ROM FLAG./004.AEP.ALUA..,WMEM..,0	TEST DLA			
DFF	ROM ./1E9.AEP.ALUA..,SYD...SEQBUS.BUSR..,0	STORE RESULT	150	ROM FLAG./003.ARA1.TWOA..MYC..GYC..PYD..,0	TEST DLA			
DFF	ROM FLAG./0D0..AZ.ALUA.CALU..GYC.....,GAEXL.O	TRAP	151	ROM FLAG./003.ARA1.TWOA..MYC..GYC..PYD..,0	TEST DLA			

Table 2-4A (cont'd)

ADD		ADD
180	ROM . /028...MYQ...RBUS...GBOK.U	DISPLAY INCR
181	ROM . /020...CB10.MYC...SEQBUS..0	VERIF MAN REGM
182	ROM . /050...MYQ....0	ROUT.AFFICH.INCR
183	ROM . /0E9....0	ROUT.AFFICH.INCR
184	ROM . /07A.ARR1.ALUA....WBUS..BUSR.GBTME:D	WER
185	ROM . /188.ARR1.ALUA....WBUS.SEQBUS..0	WER
186	ROM FLAG . /054.AR15.AMB...SRQ....GCRFNU.D	TEST NO 3
187	ROM FLAG . /064.ARCT.AMB...SLW...CIP1...GCRFNU.D	RTN
188	ROM . /076.AWR2.APB...SYD...B059..0	RTN
189	ROM SNPLA./100..DB10...SM2.PYD...SEQBUS.BUSR..0	RTN
190	ROM . /09F....0	TEST NO 2
191	ROM . /01B..ZERO...SRQ.PM2....0	TEST NO 3
192	ROM . /072.ATW0.APB.CALU.MYC....GFBNU.D	COMPUTE MASK
193	ROM FLAG . /002...CB10.MYC....SEQBUS..0	RTNAIS
194	ROM . /06A.AWRL.AMB...SYD...GFSTOV.D	COMPUTE MASK
195	ROM . /068.APSW.ALUA...SP2...WMEM..BUSR..0	RTNAIS
196	ROM . /0E9....0	TEST DLA
197	ROM . /07A.ARR1.ALUA..MYQ.SPZ...WMEM.SEQBUS.BUSR..0	CF
198	ROM . /1E9...ALUB....SYD.PYD...SEQBUS.BUSR..0	CF END
199	ROM . /05E..BSHR.CALU.MYC....0	EX
200	ROM . /09F....0	TEST NO 3
201	ROM FLAG . /078...MYQ....0	TEST NO 3
202	ROM FLAG . /05C.AEP.AXB...SM2.PM2....GCRFNU.D	TEST MEMOIRE NO2
203	ROM . /0FB...WBUS...GBOK.U	TMP TEST
204	ROM . /040.AWA0.BCR...MYC....0	TEST RB
205	ROM . /051.AEP.APB..MYC...PYD...WBUS..0	TEST RB
206	ROM FLAG . /13A.AWA0.ALUB..MYQ...PM2....0	MVF TEST LGHT=0
207	ROM FLAG . /174.ATEN.AXB....GCRFNU.D	EX TEST IF T2
208	ROM . /09F....0	TEST MEMOIRE NO2
209	ROM FLAG . /062...CB10.MYC....SEQBUS..0	TEST MEMOIRE NO2
210	ROM . /05A.ARR2.AMB.CALU.MYC....0	MVF LGHT-2 IN M
211	ROM . /12B.AWAL.APB..MYQ.SYD...BUSR..0	MVF A1-SOURCE
212	ROM . /08.ATW0.ACRL.CALU.MYC....WBUS.SEQB10..GFKYZ0.CRIO TMP T.	
213	ROM FLAG . /05A...SLQ...WBUS.GBTMP.D	TEST TMP-TMP
214	ROM FLAG . /12A.ARR1.AMB...SYD...SEQBUS..GMOVE:D	MVF WRITE DEST
215	ROM . /13A.AWR2.ZERO....0	MVF CLEAR LGHT
216	ROM . /09F....0	TEST NO 3
217	ROM . /013.AWA2.FORA....0	TEST NO 3
218	ROM . /052..ALUB...SM2.PM2..WMEM.SEQBUS..0	TEST MEMOIRE NO1
219	ROM . /080.ARA0.ALUA....SYD.PYD....0	TEST MEMOIRE NO1
220	ROM SNPLA./1F1.ARR1.ALUB.CI0R.MYC.GYC..PM2...SEQB10..GFETCH.D TRB	
221	ROM . /0B1.AWA0.ALUB....SYD.PYD...GFRZ0.D	TEST MEMOIRE NO1
222	ROM . /058.ATW0.ALUA.CALU.MYC.GYC....0	MVF
223	ROM . /046.AWA0.BSHR..MYQ....0	RER
224	ROM FLAG . /03C..BSHR.MYC.QYC....GCRFNU.D	ROUT.AFFICH.IMCR
225	ROM FLAG . /0B8.ATW0.AOB..MYC.QYC....GFRZ0.D	TEST NO 1
226	ROM FLAG . /02.ATAW.ALUB....PM2....0	MVB TEST LENGTH
227	ROM FLAG . /10B.AWR2.AMB....0	MVB PREPARE A2
228	ROM ETAT./0BE....0	VERIF MAN. RES M
229	ROM FLAG . /02B..ALUB..N10...PM2..WMEM.D050..0	PREPARE WRITE
230	ROM . /162..ALUB....WMEM..BUSR..0	INI
231	ROM . /03A.ARR1.ALUA....WBUS.GBTME:D	RER
232	ROM . /09F....0	TEST NO 3
233	ROM . /01A..ZERO...SRQ....0	TEST NO 3
234	ROM . /05E.ATEN.ALUA.CALU..QYC....WBUS.SEQB10..GFETCH.D	TEST TMP
235	ROM . /083...SP2...SEQBUS.BUSR.GBTMP.D	FPP DOUBLE LD 2ND WORD
236	ROM . /040..BCR..MYC....GFKYZ0.D	TEST RB
237	ROM FLAG . /014.AEP.AXB..MYQ....GCRFNU.D	TEST RB
238	ROM . /1E8....0	VERIF MAN. PUPIT
239	ROM . /037.AWA1.AMB....0	DER MVF REST A1
240	ROM FLAG . /02C..BSHR..MYC.QYC....GCRFNU.D	ROUT.AFFICH.INCR
241	ROM . /085.ATW0.ACRL..MYC.QYC....GFRZ0.D	TEST NO 2
242	ROM FLAG . /011.AWR2.ALUB..MYQ....0	DER MOVE REST R2
243	ROM . /0CC..CB10..QYC....SEQBUS..0	TEST Q.CHARG NO.
244	ROM . /029..ALUB.CLUR.MYC....WBUS..0	TEST Q.CHARG NO.
245	ROM . /036.AWA2.AMB....0	DER MVF REST A2
246	ROM . /038.ATW0.APB.CALU.MYC....0	DER MOVE M=LGH
247	ROM . /09F....0	TEST DLA
248	ROM . /071.ATW0.ASHR..MYL....0	TEST DLA
249	ROM . /07F..BINV...QYC....0	TEST NO 2
250	ROM . /098.ATW0.ASHR..MYC.QYC....GFRZ0.D	TEST NO 3
251	ROM . /0AC.AWA0.ALUB....SEQBUS..GFL01.D	FPP OP/S LD EXP
252	ROM . /188.AEP.ALUA...SYD...SEQBUS..GFL01.D	FPP OP/LD EXP
253	ROM . /02F....0	NOT USED
254	ROM . /02A.AWRL.AMB....SYD....0	CF.15P2N
255	ROM FLAG . /07C..BSHR..MYC.SRQ....GCRFNU.D	ROUT.AFFICH.INCR
256	ROM . /032.ARRAD....GCTLD.D	TEST NO 3
257	ROM FLAG . /0EA..AWAL.APB...SYD...SEQBUS..GMOVE:D	MVB WRITE
258	ROM FLAG . /0EA..AWAL.APB...SYD...SEQBUS..GTEX:D	MVUS WRITE
259	ROM ETAT./09E....0	TEST Q.CHARC NO.
260	ROM FLAG . /008..ALUB.CB10..QYC....WBUS.SEQBUS..0	ROUT.AFFICH.INCR
261	ROM FLAG . /084.ATEN.AXB....GCRFNU.D	TEST NO 2
262	ROM . /017.REP.AMB....PYD....0	TEST NO 2
263	ROM . /09F....0	TEST DLA
264	ROM . /070.ATEN.TWOA..MYC....0	TEST RB
265	ROM FLAG . /098...MYQ....0	TEST NO 3
266	ROM . /078.AT40.ASHR..MYC.QYC....0	TEST NO 3
267	ROM FLAG . /0DC..BINV....0	TEST NO 1
268	ROM . /049..ALUB....WBUS..0	VERIF MAN. REE M
269	ROM . /100..ALUB....PYD....0	TRAP DLN
270	ROM FLAG . /195.ARR1.ARAL.HLUA....0	DLN
271	ROM . /09F....0	TEST NO 1
272	ROM . /021..BINV...MYC....0	TEST NO 1
273	ROM FLAG . /01A...PM2....0	TEST NO 2
274	ROM . /033...MYQ....0	TEST NO 2
275	ROM FLAG . /04C..BSHR..MYC....GCRFNU.D	ROUT.AFFICH.INCR
276	ROM . /04C..MYQ....0	TEST NO 1
277	ROM . /016.AEP.APB.CALU.MYC.SRQ....0	TEST NO 2
278	ROM FLAG . /074.ATEN.AXB....GCRFNU.D	TEST NO 2
279	ROM . /09F....0	TEST RB
280	ROM . /033.ATEN.ASHR.CALU.MYC....0	TEST RB
281	ROM . /012.ATEN.ALUA..MYC.QYC....0	TEST NO 3
282	ROM FLAG . /049.ARR2.AMB...SRQ....GCRFNU.D	TEST NO 3
283	ROM . /1E9..AEP.ALUA...SYD...SEQBUS..CRFL0	FPP STORE ST EXP
284	ROM FLAG . /010...SLQ.SP2...WEXM.SEQBUS.BUSR.GBOF.D	FPP ST MANTI.
285	ROM . /100..ALUB....PYD....0	TRAP DRN
286	ROM FLAG . /185.AWA1.ASHR..SRQ....GCRDSR.D	DRN
287	ROM . /09F....0	TEST NO 1
288	ROM . /07F....0	TEST NO 1
289	ROM . /0C1...SM2.PM2....0	TEST MEMOIRE NO2
290	ROM . /063..ALUB....SYD.PYD....0	TEST MEMOIRE NO2
291	ROM . /097..DB10..0	VERIF MAN REG L
292	ROM . /0BB.ARR1.ALUA.CALU.MYC....WBUS..BUSR.GBTMP.D	CIO OTR
293	ROM . /034.AEP.ALUA.CALU.MYC....GCTLD.D	DER MVH READ
294	ROM . /007.AWA1.AMB....PP2....GCTLD.D	DER MVH READ
295	ROM . /03E.AEP.ALUA.CALU.MYC....GCTLD.D	DER MVU READ
296	ROM . /005.AWA1.APB....PP2....GCTLD.D	DER MVU WRITE
297	ROM FLAG . /06C.AR1.AXB...SM2.PM2....GCRFNU.D	TEST MEMOIRE NO1
298	ROM FLAG . /0C0.ARR1.ALUA.CALU.MYC..SYD.PYD....0	TEST MEMOIRE NO1
299	ROM . /120.ATW0.TWOA.CALU..QYC....GCTLD.D	PAGE FAULT M
300	ROM . /125.ATW0.TWOA.CALU..QYC....GCTLD.D	PAGE FAULT

Table -4B Control-ROM Microinstruction Listing P856

ADD		ADD		ADD	
000 ROM . /1E8.AR15.ALUB.CALU.MYC....WBUS....0	IDLE	040 FTA AUR1.AANDB.CRL06	AN	080 ROM . /008..ALUB...SYD.....0	CIO OTR
001 FTA ..0	NO JUMP	041 ROM FLAG./1C8.APSW.AANDB.CALU.MYC.....BUSR..0	HLT.RIT.INH.RTA15	081 ROM . /100.....0	GO TO TRAP (WMP)
002 ROM . /1E9....SP2.PP2...BUSR..0	INCR P	042 ROM . /0FD..CB10.MYC...PP2...SEQBUS..0	R75	082 ROM . /1B2.AW2.DB10.....RBUS.SEQBI0...0	FFX LD A2
003 ROM FLAG./000.AZ.ALUA.CALU..MYC.....GAEXL.0	NO FLOT PROC	043 ROM . /0FS..CB10.MYC...PP2...SEQBUS..0	R75S	083 ROM SNPLA./100.ARR2.ALUA.CALU.MYC..MYC.....n	RT1
004 ROM FLAG./1F8.ASYS.TWA0.CALU..MYC.....0	TEST DISPLAY	044 ROM . /101.ARR1.AANDB.....WMEM..BUSR..0	AN S	084 ROM . /1B8.AUR1.TWA0.....CTP1..REPEAT...0	SLL
005 ROM . /1FB....SM2.PM2....GFKYZ0..0	DEC R BEFORE VISU	045 ROM . /101..ZERO....WMEM..BUSR..0	CM	085 ROM . /1B8.AUR1.ASHL..SLQ...CTP1..REPEAT..GCSEL.0	SLC
006 ROM . /1FF.AEP.ALUA.CALU.MYC.....0	VISUA	046 FTA ARR1.AANDB.CRL06	TM	086 ROM . /1B9.....CTP1.....0	RT1D
007 ROM . /1FF..DB10.CB10.MYC.....SEQBUS..0	VISUB	047 ROM . /1E9.....BUSR..CRFLC	FPP WAIT EXEC.	087 ROM . /179.ARR2.ALUA.CALU..MYC.....GCTL0..0	RT1D
008 FTA AUR1.ALUB.CRL06	LD	048 ROM FLAG./1A6.ARR1.DIVALU.....GCRNU.0	DIV TEST COR.REM.	088 ROM FLAG./0B3..ZERO.CALU.MYC.....BUSR.GBTMF.0	FPP LOAD
009 ROM . /160.ASYS.ALUA.....WBUS....0	RCP IN L REG. LR OR RR	049 ROM FLAG./140.ARR1.AXB.CALU.MYB..MYC.....0	DIV TEST QUOT.	089 ROM . /0B4..AZ.ALUA.CALU..MYC.....GAEXL.0	MUL-RESET PART.PRD
00A ROM . /160.ASYS.ALUA.....WBUS....0	ERRONEOUS START	050 ROM . /0E2.AEP.AMB.CALU.MYC.....0	SLN	090 ROM . /130.ARR0.ALUA.....WBUS..BUSR..0	EX T1 OR T3
00B ROM . /1FF.ARR0.ALUA..MYC.....0	ST	051 ROM FLAG./1B5.AUR1.TWA0.....PP2....0	SLN LOOP	091 ROM FLAG./0AB.ATEN.ACR.CALU.MYC..MYC.....WEXM..GBOF.0	T2 TRAP
00C ROM . /101.ARR1.ALUA.....WMEM..BUSR..0	ST	052 ROM FLAG./1B2.ARCT.ALUA.....SP2.PM2.CTP1.WMEM.SEQBUS..0	MS LOOP	092 ROM FLAG./1A8.....SEQBUS..GFRZ0..0	FPP STORE
00D ROM . /101.AEP.ALUA.....WMEM..BUSR..0	ST P	053 ROM . /1E9..ALUB...SYD.PYD...BUSR..0	MS END	093 ROM FLAG./104.ARR0.ALUA.....SP2....0	LOAD M
00E ROM . /0E4.ATW0.ALUA.CALU.MYC.....0	STD	054 ROM FLAG./1A6..SLQ...GFRZ0..0	TEST READM	094 ROM FLAG./104..APL.ATEN.ACRCALU.MYC..MYC.....IPL LOOP	IPL LOOP
00F ROM . /0E5.ATW0.ALUA.CALU.MYC.....0	STD P	055 ROM . /172..DB10.CB10.MYC.....WMEM.SEQBUS..GBCP.0	LOAD M	095 ROM . /159..BSHR.CALU.MYC.SLQ.....0	IPL LOOP
310 ROM FLAG./1D0.ASYS.ALUA.CALU..MYC.....0	TEST AUTOREST	056 FTA AUR1.AOB.CRL06	OR	096 ROM . /1A4.ATEN.ACRCALU.MYC.....0	INR
011 ROM . /1E9..ALUB...SYD.PYD...BUSR..0	AB	057 ROM FLAG./1A8..APSW.AOB.CALU.MYC.....0	END END LKM	097 ROM . /103..APL.ATEN.ACRCALU.MYC.....0	EX BSY20.RESTORE S
012 ROM FLAG./0E0.ARR0.ALUB.....RBUS..GBOK.0	SAVE P TEST IF L/R R	058 ROM . /0EC..DB10...SYD.PP2...SEQBUS.BUSR..0	RT4	098 ROM . /1ED..AEP.ALUA.CALU.MYC.....RBUS.SEQBI0..GFETCH.D K-RCP L/R	RT1P
013 ROM . /0E0.ARR0.ALUA.....SYD.PYD....0	LOAD P AND S LR	059 ROM . /0E8..DB10...SYD.PP2...SEQBUS.BUSR..0	RT4S	099 ROM . /1B8..AUR1.ASHR.....CTP1..REPEAT..GCDSR.0	SRA
014 ROM . /100.ATW0.TWA0.CALU.MYC.....0	INT	060 ROM . /101.ARR1.AOB.....WMEM..BUSR..CRL06	OR S	095 ROM FLAG./1C7.ARR0.ALUB.....0	SRN
015 ROM . /108.ATW0.TWA0.CALU.MYC...PM2....GFKYZ0..0	INT DECR	061 ROM FLAG./1A8..AUA0.BSHR..MY0.....0	INR	096 ROM SNPLA./100.ARCT.ALUA.CALU.MYC.....0	RT1D END
016 FTA ..0	FETCH	062 ROM FLAG./1A6..AUA1.DIVALU.....0	TEST READM	097 ROM . /169..REP.ALUA.CALU..MYC.....CTP1....0	RT1D
017 ROM ETAT./1FE.....SEQBUS..GIDLE.0	VISU IDLE	063 ROM FLAG./190.ASYS.TWA0.CALU..MYC.....GBCP.0	READ M	098 ROM FLAG./0B3..ZERO.CALU.MYC.....BUSR.GBTMF.0	FPP OPER
018 ROM FLAG./193.AEP.ALUA.CALU.MYC.....GCRVZ0..0	SLASLN SAVE P	064 ROM FLAG./1A6.ARR1.DIVALU.....0	DIV CORR.REM.	099 ROM . /0A5.ARR2.TWA0.CALU..MYC.....0	DIV
019 ROM FLAG./158.ARR1.ALUA.CALU.MYC.SLQ.....0	DLADLN SAVE P	065 ROM FLAG./1B0.ARR1.AXB.CALU.MYB..MYC.....0	DIV TEST QUOT.	09A ROM . /095.ARR1.ALUA.....WBUS..BUSR.GBTMF.0	FFL
020 ROM . /0CE.AUA1.ASHL..SLQ...CTP1..REPEAT..GCSEL.0	SLL SLC	066 ROM FLAG./145.AUR1.ASHR.....SGU.PP2....GCRUSH.0	SRN LOOP	098 ROM . /0FE.ARR2.ALUB.....0	DLN.DRN END
021 ROM FLAG./168.AEP.ALUA.CALU.MYC.....0	DLL DLC	067 ROM FLAG./1A2.ARCT.ALUA.....SM2.PM2.CTP1.WMEM.SEQBUS..0	MSRD LOOP	099 ROM FLAG./0B3.ATW0.ASHR.CALU.MYC.....BUSR.GBTMF.0	FPP OP/S
022 ROM FLAG./148.AEP.ALUA.CALU.MYC.SLQ.....0	SRA SRN	068 ROM FLAG./1B2..SLQ...GFRZ0..0	MSRD END	09D ROM . /143.AEP.ALUA.CLR.MYC..SP2....WMEM.SEQBUS.BUSR.GCSEL.0	INT
023 ROM FLAG./148.ARR1.ALUA.CALU.MYC.SLQ.....0	DRA DRN	069 ROM . /198.....0	PUP	09E ROM . /160..APL.ATEN.ACRCALU.MYC.....GFLOT.0	FFX
024 ROM . /0D0.ARR1.ALUA.CALU..MYC.....0	SRL SRC	070 ROM FLAG./1FF..APL.ATEN.ACRCALU.MYC.....0	READ STATUS	09F ROM . /098..RBU5..GBOF.CRFL0..0	FFX UPD CR
025 FTL AUR1.AOB.CRADD	DPL DRC	071 FTA AUR1.AXB.CRL06	XR	090 ROM . /105..ZERO...SYD.....GFSYS.0	IPL
026 ROM . /1E9.AEP.APB...SYD.PYD...BUSR..CRADD	AD	072 ROM . /047..APS1.ALUA.CALU.MYC..SP2....GFSYS.0	INT	091 ROM . /1E9..AEP.APB...SYD.PYD...BUSR..0	RF
027 ROM . /0E0.ARR2.ALUA...SYD...BUSR..0	AD P	073 ROM . /0FC..CB10.MYC...SEQBUS..0	RT7	092 ROM . /0E7..ATW0.ALUA.CHLU.MYC.....0	RT3B
028 ROM . /0E8.ARR2.ALUA...SYD...BUSR..0	RT3S	074 ROM . /0F4..CB10.MYC...SEQBUS..0	RT7S	093 ROM SNPLA./100.ARR2.ALUA.CALU..MYC.SYD.....0	RT3C
029 ROM . /101.ARR1.APB...WMEM..BUSR..CRADD	AD S	075 ROM . /101.ARR1.AXB.....WMEM..BUSR..CRL06	XR 5	094 ROM . /0B3..ZERO.CALU.MYC.....0	DLA
030 ROM . /077.ATW0.TWA0.CALU.MYC.....0	INT UPDATE A15	076 FTA ARR2.BSHR.0	DLN END	095 ROM FLAG./01F..ATW0.ALUA...PYD.....0	DLN
031 ROM . /19E.AU15.AMB...SYD...GFSYU.0	RIN MASTER	077 FTA ARR1.AXB.CRL06	TNN	096 ROM . /155..BSHR.CALU.MYC..PM2....0	IPL LOOP
032 ROM FLAG./000.AZ.ALUA.CALU..MYC...PYD....0	TRAP SLN	078 ROM . /180.AUA0.ALUB..MY0.....0	PUP	097 ROM . /0CB..AEP.ALUA.CHLU..MYC.....0	RT2BM
033 ROM . /157.ATN.CALU.MYC..PYC.....0	SLN	079 ROM FLAG./000..AZ.ALUA.CALU..GYC.....GAEXL.0	MVF 15R2 TRAP	098 ROM . /080.....0	RT2BM
034 ROM . /157..ATEN.ACRCALU.MYC..PYC.....0	IPL SET	080 ROM . /055..AUA2.ALUA.CALU..GYC..PYD....0	MVF 15R2N	099 ROM . /081..CB10..GYC..SP2...SEQBUS.BUSR..0	EL
035 ROM . /145..AEP.ACRCALU..SYD...RBUS..GCRK.0	IPL END	081 ROM . /004..AWAD.ALUB...PM2....0	DLNDRN END	09A ROM . /147..BSHR.CALU.MYC.....0	DA
036 ROM . /102..AVCT.DB10..MY0..SM2.PM2.CTP1..SEQBUS..0	MLRI	082 ROM FLAG./195..AUA1.ASHL..SLQ..PP2....0	DLN LOOP	09B ROM . /152..CB10..MYC..SP2..PP2...SEQBUS..0	IPL LOOP
037 ROM . /0DC..ALUB...SYD.PYD...BUSR..0	MLRI	083 ROM . /0E4..AUR1.TWA0.....CTP1..REPEAT...0	SLA	09C ROM . /101..ARR1.ALUA.....WMEM..BUSR.GBEX.0	ES
038 ROM . /134..CLUR.MYC.....0	AUTO RESTART	084 ROM FLAG./1D7..AWAD.ALUB.....0	SLN	09D ROM . /094..AWA2.APB.CALU.MY0..GYC.....0	DA
039 ROM FLAG./1C0..APU1.ALUA.CALU..GYC.....0	TEST IPL	085 ROM . /1F1..DB10.CB10.MYC..SP2..PP2...SEQBUS..0	READ M PUP A	09E ROM . /1E9..AEP.ALUA...SYD...SEQBUS..0	TL END
040 ROM . /199..DB10.CB10.MYC..SP2..PP2...SEQBUS..0	READM PUP E	086 ROM . /1FF..DB10.CB10.MYC.....SEQBUS..0	READM PUP E	09F ROM FLAG./150..SLQ..SP2...SEQBUS.BUSR.GBTMM.0	TL LOOP
041 ROM SNPLA./100..CB10.MYC.GY.C..SP2..PP2..SEQBUS..0	SU	087 FTA AUR1.AOB.0	SH DSH	090 ROM . /140..BSHR.CALU.MYC.....0	IPL LOOP
042 ROM SNPLA./100..CB10.MYC.GY..PP2..SEQBUS..0	SU P	088 ROM . /1F2..AUA1.ALUA.CALU..GYC.....GFKYZ0..0	DSH	091 ROM . /1E9..AEP.AMB...SYD.PYD...BUSR..0	RS
043 ROM SNPLA./100..CB10.MYC.GY..PP2..SEQBUS..0	RT2	089 ROM . /1A0..DB10...SYD...SEQBUS.BUSR..0	RT6	092 ROM FLAG./170..AIP1..APB.CALU.MYC....WMEM...0	IPL NEW QUART
044 ROM . /101..ARR1.AMB...WMEM..BUSR..CPSUB	RT2S	090 ROM . /1AC..DB10...SYD...SEQBUS.BUSR..0	RT6S	093 ROM SNPLA./100..PP2...0	RT2C
045 ROM FLAG./0C5..AEN.ALUA..MYC.....0	SU S	091 FTA ARR1.ALUA.CRL06	SHZERO	094 ROM . /0D2..AUA1.ASHR..SR0..CTP1..REPEAT..GCDSR.0	DRA
046 ROM . /077.ATW0.TWA0.CALU.MYC.....0	RTN USER	092 ROM . /0DC..AUA2.ALUA.....BUSR.GCRNU.0	DSHZERO	095 ROM FLAG./00F..ATW0.ALUA...PYD.....0	DRN
047 FTA AUR1.AOB.0	INH.RTN A15 AND LC ENO	093 ROM . /092..AUA1.DSUB.....BUSR.GCRNU.0	DS	096 ROM . /1E9..AEP.ALUA...SYD...SEQBUS..0	TS END
048 ROM FLAG./000..AZ.ALUA.CALU..GYC.....0	TRAP ERN	094 ROM . /1C5..ATW0.ALUA.CALU.MYC.....0	WAIT	097 ROM FLAG./148..SLQ..SP2...WE XM..SEQBUS.BUSR.GBOM.0	TS LOOP
049 ROM . /0E6..ARR1.ALUA.CALU..GYC.....0	SRN	095 ROM . /0C7..AEP.ALUA.CALU.MYC..CTP1.....0	ML	098 ROM FLAG./000..AZ.ALUA.CALU..GYC.....GAEXL.0	TRAP
050 ROM . /145..AEP.ALUA..GYC.....0	WAIT IC	096 ROM . /150..ATW0.ASHR..SLQ..PP2....0	TL	099 ROM . /084..CB10..GYC..SP2...SEQBUS.BUSR..0	DE
051 ROM . /145..AEP.ALUA..GYC.....0	WAIT IO	097 ROM . /195..AUA1.ASHL..SLQ..PP2....0	DPN	09A ROM . /142..CB10..MYC..SP2..PP2...SEQBUS..0	IPL END
052 ROM . /1C2..AVCT.DB10...SP2..PM2.CTP1..SEQBUS..0	ML LOOP	098 ROM . /0C5..AEP.ALUA.CALU.MYC..CTP1.....0	DRN	09B ROM . /130..BSHR..SYD...SEQBUS..0	DS
053 ROM . /0DC..ALUB...SYD.PYD...CUSR..0	ML END	099 ROM . /148..AUA1..DB10.....0	MS	09C ROM . /084..AUA2..AMB.CALU.MY0..GYC.....0	INT
054 ROM . /156..ATW0.ACRCALU..GYC.....0	IPL	090 ROM . /144..AUA1..DB10..SEQBUS.BUSR.GBOM.0	TS	09D ROM . /088..AUA2..AMB.CALU.MY0..GYC.....0	DS
055 ROM FLAG./1B0..ALUB.CALU..GYC.....0	TEST LOADM	091 ROM . /0C3..AEP.ALUA.CALU.MYC..CTP1.....0	MSRD	09E ROM . /096..AZ..APL1..CALU.MYC.....BUSR.GCRVML.CRADD	DIV COR.QUOT
056 ROM FLAG./1B0..ALUB.CALU..GYC.....0		092 ROM . /1F4..BCR.CALU..GYC.....GCRNU	PUP	09F ROM . /1E9..AUA2..ALUB.....0	DIV QUOT OI

Table 2-4B contd.

ADD		ADD		ADD
OCD	FTA AWR1.ALUB..0	LDR	100 ROM ./03F...GFSYS.D	VERIF MAN. PUPIT
OCL	ROM ./1E9..ALUB...SYD.PYD...BUSR..0	LDR F	101 ROM ./19A.ARAD.ALUA..MYQ..PYD...BUSR..0	DLN.DRN END
O2C	ROM ./135..BCR.....BUSR.GFPLR.O	AR PAF INT	102 ROM ./DEC.ARR2.APB...SYD...DUSR..0	RTS
O3C	ROM ./0EE..CBIO.MYC..PP2..SEQBUS..0	MVF DEST IN A2	103 ROM ./1AD.ARR2.APB...SYD...BUSR..0	RT7
O4C	ROM ./04F.AWA2.APB.....0	MOVE END SLN REST.P	104 ROM ./003..CBIO.MYC...RBUS.SEGBIO..0	TMP TEST RD KEYS
O5C	ROM ./1E9.ARAD.ALUA...SYD.PYD...BUSR..0	CA	105 ROM FLAG./004.ARAD.ALUA...GCRNU.O	TEST RETURN
O6C	ROM ./088.ARR1.ALUA.CALU..QYC.....0	CA	106 ROM FLAG./000.AZ.ALUA.CALU..QYC.....GAEXL.O	EX OPER T4T? TRAP
O7C	FTA ARR1.AMB.CRCMP	CA	107 ROM ./066.BSHR.CALU.MYC.....0	EX OPER TL.T2.T3
O8C	ROM ./046.ARR1.AC.RCLUR.MYC.....BUSR.GBCH.O	LC	108 ROM FLAG./000.AZ.ALUA.CALU..QYC.....GAEXL.O	MVB 15R2FU TRAP
O9C	FTA AWR1.BCR.O	ECR	109 ROM ./048.ARR2.APB...SYD.....0	MVB 15R2FVN
OAC	ROM ./1E9..DB10...SYD.PYD...SEQBUS.BUSR..0	AR PAF INT TRAP	110 ROM ./1AC.ARR2.APB...SYD...BUSR..0	RT55
OBC	ROM ./132.....GFSYS.D	AR END	111 ROM ./1E8.ARR2.APB...SYD.....0	RT55
OCC	ROM ./101.ARR1.ALUA...WMEM..BUSR.GBCH.O	SC	112 ROM ./04A.ATW0.ALUA.CALU.MYC.QYC.....0	MVB LENGTH=0
OCD	ROM ./130..BSHR....SYD..GFKYZO.O	PAGE FAULT AR	113 ROM ./1E9.ARAD.ALUA...SYD.PYD...BUSR..0	MVB LENGTH=0
OCE	ROM FLAG./128.ARAD.APB.CLR.MYC.SLQ.....0	EX TBN TEST K1	114 ROM ./1E8.ARAD.AMB...PYD.....0	INT MOVE
OCF	ROM ./1E6..C10R.MYC.WIC...WBUS.SEGBIO.GFF[LH..0	EX LOAD K	115 ROM ./125.ATW0.TWOA.CALU..QYC.....0	PAF MOVE
O00	ROM FLAG./000.AZ.ALUA.CALU..QYC.....GAEXL.O	TRAP	116 ROM ./00F...GFRZD.O	VERIF MAN. REG L
O01	ROM FLAG./000.AZ.ALUA.CALU..QYC.....GAEXL.O	TRAP	117 ROM SNPLA./100.ARR2.APB.CALU..QYC.SYD.....0	PTSC
O02	ROM ./125.AWR2.ALUB.....0	PAGE FAULT ML	118 ROM ./12C.ARR2.APB...SYD...BUSR..0	RT7C
O03	ROM SNPLA./100..DB10.CBIO..QYC.SYD.PP2..SEQBUS..0	RT4C	119 ROM SNPLA./100.ARR1.ALUA.CBIO.MYC.QYC.SYD...SEQBUS..0	RT3
O04	ROM FLAG./118.AWR2.AMB.CBIO.MYC..SYD...SFQBUS.GMQUE.O	MVF READ	120 ROM ./058.AWA2.APB.CBIO.MYC..SYD...SEQBUS..GMOVE.O	MVB READ
O05	ROM ./056.AWA1.APB.....0	MVF REST A1	121 ROM ./058.AWA2.APB...SYD.....0	MVB CORRECT A2
O06	ROM FLAG./120..SLQ.....0	EX K1 TEST K2	122 ROM ./0E4.ATEN.ALUA.MYC...GFRZD.O	TEST DLA
O07	ROM FLAG./0F8..BCR.CALU..QYC.....0	EX K1N TEST M0	123 ROM SNPLA./100..CB10.MYC.QYC...SEQBUS..0	RT3S
O08	FTA ARR1.AMB.CRCMP	CW	124 ROM ./0E5.ATEN.ALUA.MYC...GFRZD.O	RT3B UPDATE STACK
O09	FTA AEP.ALU.CRCMP	CUP	125 ROM ./1F2.AWR2.AMB...SYD...BUSR..0	STD
OAA	ROM ./124.APSU.ALUA.CALU.MYC.....GFSYS.D	PAGE FAULT	126 ROM ./1F2.AWR2.AMB...GFSOTO.V	STD
OAB	ROM ./122.AR15.ALUA...SYD..WEXM..BUSR.GBOM.O	PAGE FAULT	127 ROM ./1E9.ARR1.ALUA...BUSR.GCRVML.CRL06	SLA CR
OCC	ROM ./08C.ARR1.ALUA.CLR.MYC....BUSR.GBCH.O	CC	128 ROM FLAG./185.ARR1.ALUA.....0	SLN TEST NORM
OCD	ROM ./110..ALUB..MY0..SM2...WMEM.SEQBUS.BUSR..0	PAGE FAULT	129 ROM ./130.AWR2.BSHR.....0	SLN RESULT
OCE	ROM FLAG./118..SLQ.....0	EX K1K2 TEST K3	130 ROM ./1E5.AU1215.DB10...RBUS.SEGBIO..0	KEYS IN (RCP) LR
OOF	ROM FLAG./0FA..BCR.CALU..QYC.....0	EX K1K2N TEST M0	131 ROM ./1FF.AR1215.ALUA.MYC...GFKYZO.O	LOAD OR READ R
OEO	ROM ./078..ALUB...SYD.....0	WER	132 ROM ./009...RBUS..GBOK.D	VERIF MAN. REG L
OEF	ROM FLAG./000.AZ.ALUA.CALU..QYC.....GAEXL.O	TRAP	133 ROM ./1A5.ATEN.TWOA.CALU.MYC...PYD.....0	SRN
OEG	ROM ./117.ATW0.APB.CALU.MYC..SM2...WEXM.SEQBUS.BUSR.GBOM.O	PAF	134 ROM ./188.AWR1.ASHR..SRQ..CTP1..REPEAT..GCRDSR.O	SPLC
OEH	ROM ./0E0..CBIO.MYC...SEQBUS..0	RT7C	135 ROM ./00A.ATEN.ALUA.CRL06	ML DSH
OEI	ROM ./057..ALUB..MY0..PM2..WMEM..BUSR.GBEX.O	MVF PREP WRITE	136 ROM ./00A..MY0.....0	DLA END
OEE	ROM FLAG./007..ALUB..MY0..PM2..WMEM..BUSR.GBEX.O	MVSU PREP WRITE	137 ROM ./007.AWA2.BSHR.CALU.MYC...GCRNU.O	DLA END
OEF	ROM ./108..SLQ.....0	EX K1K2K3 TEST K4	138 ROM ./019.BINV.MYC.....0	ROUT.AFFICH.INCR
OEG	ROM FLAG./0F8..BCR.CALU..QYC.....0	EX K1K2K3N TEST M0	139 ROM ETAT./07E..ALUB.CALU..QYC...SEQBUS..0	DISPLAY INCR
OEH	ROM ./132.AR15.AMB.C10R.MYC...RBUS.SEGBIO..GFSOTO.V	PAGE FAULT	140 ROM ./1E9.ARA1.ALUA...BUSR.GCRVML.CRL06	DLA END
OEI	ROM ./1E9.AEP.ALUA...SYD...SEQBUS.BUSR.CRRTN	RTN 15R2N	141 ROM ./164.AEP.ASHR.CALU.MYC.....0	DLN.DRN END
OEG	ROM ./110.ATEN.TWOA.CALU.QYC..PM2.....0	TRAP	142 ROM ./041.ARA1.AC.RCLUR.MYC.....0	TEST RB
OEH	ROM ./073.AEP.ALUA.CBIO.MYC.QYC.SYD..SEQBUS.GFPLR.CRRTN	RTN 15R2N	143 ROM FLAG./034.ARA2.ALUA...GCRNU.O	TEST DLA
OEG	ROM ./02E.ATW0.TWOA.CALU.MYC.....0	CF	144 ROM ./043.BCR...SYD...WBUS....0	TEST TMP-TMP
OEH	ROM FLAG./130.ARAD.ALUB....WBUS..0	EX	145 ROM ./0C0..ATEN.ALUB..SYD.....0	DRA
OEG	ROM ./06B.ATW0.TWOA.CALU.MYC.....0	CF 15R1	146 ROM ./115.ATW0.TWOA.CALU.MYC..PM2.....0	DAS END
OEH	ROM ./100.AR15.AMB..SLQ.SYD...GFSOTO.V	TRAP	147 ROM ./115.ATW0.TWOA.CALU.MYC.....0	TRAP CORR LONG EX.
OEG	ROM ./00E.ATEN.AC.RCLUR.MYC.....0	RER	148 ROM ./088..ATEN.ALUB..SYD.....0	TRAP
OEH	ROM FLAG./000.AZ.ALUA.CALU..QYC.....GAEXL.O	TRAP	149 ROM ./08F..ATEN.ALUB..SYD.....0	VERIF MAN. REG R
OEG	ROM ./105.APSU.ALUA..SLQ.SP2..WMEM..BUSR.GFSYS.O	TRAP	150 ROM ./0C0..MY0.....0	DSH
OEH	ROM ./12C..DB10..SYD...SEQBUS.BUSR..0	RT6C	151 ROM ./0DC..MY0.....0	DSH
OEG	ROM ./0EB.AR1.ALUA...SYD...BUSR..0	MVB PREP JST AD	152 ROM ./038..MY0.....0	TEST Q.CHARG NO.
OEH	ROM ./0EB.AR1.ALUA...SYD...BUSR.GBEX.O	MVUS PREP JST AC	153 ROM ./0CA.AEN.ALUA.CALU.MYC..PYD.CTP1....0	MLRI
OEG	ROM FLAG./0F8..BCR.CALU..QYC.....0	EX K1K2K3K4 TEST M0	154 ROM ./103.ARR2.APB.CALU..QYC..PM2..GCRNU.O	MLRI
OEH	ROM ./00E.AZ.ALUB..SYD...GAEXL.O	EX 150PC TRAP	155 ROM ./0E9.....0	TEST DLA
OEG	ROM ./0C8.AEN.ALUA.CALU.MYC..PM2.....0	MLK	156 ROM ./0C7.AEP.APB.CALU.MYC..CTP1....0	MLK
OEH	FTA AWR1.BINV.CRL06	C1	157 ROM ./1C3.ARR2.ALUA.CALU..QYC..PM2...BUSR..0	ML
OEG	ROM ./104.AEP.ALUA..MY0..SP2..WMEM.SEQBUS.BUSR..0	TRAP	158 ROM ./0C4.AEN.ALUA...PYD.....0	MS
OEH	ROM ./103..ALUB...SYD...SEQBUS..0	TRAP	159 ROM ./1B3.ARCT.ALUA...PM2.CTP1.WMEM..BUSR..U	MS
OEG	ROM ./135..SM2...BUSR..0	TRAP	160 ROM ./0C2.AEN.ALUA.CALU..QYC..PYD.....0	MSRC
OEH	ROM ./101..BINV....WMEM..BUSR..CRL06	C15	161 ROM ./1A3.ARCT.ALUA...PM2.CTP1.WMEM..BUSR..0	MSRD
OEG	ROM ./1E9.AEP.ALUA...SYD...SEQBUS.BUSR..0	STORE RESULT	162 ROM FLAG./00A.AEP.ALUA...MYC.QYC.SM2.PM2..WMEM..0	TEST MEMOIRE N02
OEH	ROM FLAG./000.AZ.ALUA.CALU..QYC.....GAEXL.O	TRAP	163 ROM ./053.ARA1.TWOA.MYC.QYC.SM2.PM2..WMEM..0	TEST MEMOIRE N01
OEG	ROM ./090.AEP.APB...PYD...WBUS...0	TEST DLA	164 ROM ./080.AEP.APB...PYD...WBUS...0	TEST DLA
OEH	ROM ./18E.AWA0.ZERO....SEQBIO.GFFETCH.D	TEST DLA	165 ROM ./18E.AWA0.ZERO....SEQBIO.GFFETCH.D	TEST DLA

Table 2-4b contd.

ADD		ADD	
180 ROM ./028...MYC....RBUS...GBOK.0	DISPLAY INCR	1CD ROM ./1E8.....RBUS...GBOK.0	VERIF MAN. PUPIT
181 ROM ./020...CB10.MYC....SEQBUS...0	VERIF MAN REGM	1C1 ROM ./037.AWA1.AMB.....0	DER MFV REST A1
182 ROM ./050.ATEN.TWOA.CALU.MYC.....0	(P856 ROUT AFFICH)	1C2 ROM FLAG./02C.BSHR..MYC.QYC.....GCRFNU.0	ROUT.AFFICH.INCR
183 ROM ./0E9.....0	ROUT.AFFICH.INCR	1C3 ROM ./085.ATW0.ACR..MYC.QYC.....GFRZ0.0	TEST NO 2
184 ROM ./07A.ARR1.ALUA.....WBUS..BUSR.GBTME.0	WER	1C4 ROM FLAG./0F1.AWR2.ALUB..MYQ.....0	DER MOVE REST R2
185 ROM ./188.ARR1.ALUA.....WBUS..SEQBUS...0	WER	1C5 ROM ./188.AWR1.DB10.CB10.....SEQBUS..CRRTN	RER
186 ROM FLAG./054.AR15.AMB...SRQ.....GCRFNU.0	TEST NO 3	1C6 ROM ./0CC..CB10..QYC.....SEQBUS...0	TEST Q.CHARG NO.
187 ROM FLAG./064.ARCT.AMB...SLQ...CTP1...GCRFNU.0	RTN	1C7 ROM ./029..ALUB.FLUK.MYC.....WBUS...0	TEST Q.CIARQ NO.
188 ROM SNPLA./100.DB10...SM2.PYD...SEQBUS.BUSR..0	RTN	1C8 ROM ./038.ATW0.APB.CALU.MYC.....0	DER MFV REST A2
189 ROM ./09F.....0	TEST NO 2	1C9 ROM ./071.ATW0.ASHR..MYC.....0	DER MOVE M=LGTH
190 ROM ./018.ZERO...SRQ.PM2.....0	TEST NO 2	1CA ROM ./09F.....0	TEST DLA
191 ROM ./072.ATW0.APB.CALU.MYC.....GFBENB.0	COMPUTE MASK	1CB ROM ./071.ATW0.ASHR..MYC.....0	TEST DLA
192 ROM ./06E.AWA0.BINV..MYQ.....0	RTNA15	1CC ROM ./07F..BINV..QYC.....0	TEST NO 2
193 ROM FLAG./024.AR11.AXB.....GCRFNU.0	TEST DLA	1CD ROM ./098.ATW0.ASHR..MYC.QYC.....GFRZ0.0	TEST NO 3
194 ROM ./061.ATW0.APLB1..MYC.....0	TEST RB	1CE ROM ./0AC.AWA0.ALUB.....SEQBUS..GFLOT.0	FPP OP/S LD EXP
195 ROM ./019..BINV..MYC.....0	ROUT.AFFICH.INCR	1CF ROM ./188.AEP.ALUA.....SYD...SEQBUS..GFLOT.0	FPP OP LD EXP
196 ROM ./18E.ARA0.AOB.CLUR.MYC.QYC.....0	MASK STACK PSW	1D0 ROM ./02F.....0	NOT USED
197 ROM ./09F.....0	TEST MEMOIRE N01	1D1 ROM ./06A.AWPL.AMB.....SYD.....0	CF.LSR2H
198 ROM FLAG./002..CB10.MYC....SEQBUS...0	TEST MEMOIRE N01	1D2 ROM FLAG./07C.BSHR..MYC.SRQ.....GCRFNU.0	ROUT.AFFICH.INCR
199 ROM ./06A.AWR1.AMB...SYD...GFSOTO.0	CF.15R2	1D3 ROM ./032.ARA0.....CTILD.0	TEST NO 3
200 ROM ./068.APSU.ALUA...SP2...WMEM..BUSR..0	CF	1D4 ROM FLAG./0EA.AWA1.APB...SYD...SEQBUS..GMOVE.0	MVB WRITE
201 ROM ./0E9.....0	TEST DLA	1D5 ROM FLAG./0EA.AWA1.APB...SYD...SEQBUS..GBEX.0	MVUS WRITE
202 ROM ./067.AEP.ALUA..MYQ..SP2...WMEM..SEQBUS.BUSR..0	CF	1D6 ROM ESTAT./09E.....SEQBUS...0	TEST Q.CHARG NO.
203 ROM ./1E9..ALUB...SYD.PYD...SCBUS.BUSR..0	CF END	1D7 ROM FLAG./0D8..ALUB.CB10..QYC...WBUS..SEQBUS...0	ROUT.AFFICH.INCR
204 ROM ./050.BSHR.CALU.MYC.....0	EX	1D8 ROM FLAG./084.ATEN.AXB.....GCRFNU.0	TEST NO 2
205 ROM ./07F.....0	TEST NO 3	1D9 ROM ./017.AEP.AMB...PYD.....0	TEST NO 2
206 ROM FLAG./078...MYQ.....0	TEST NO 3	1DA ROM ./09F.....0	TEST DLA
207 ROM FLAG./05C.AEP.AXB...SM2.PM2....GCRFNU.0	TEST MEMOIRE N02	1DB ROM ./070.ATEN.TWOA..MYC.....0	TEST RB
208 ROM ./0FB.....RBUS...GBOK.0	TMP TEST	1DC ROM FLAG./098...MYQ.....0	TEST NO 3
209 ROM ./060.AWA0.BCR..MYC.....0	TEST RB	1DD ROM ./078.ATW0.ASHR..MYC.QYC.....0	TEST NO 3
210 ROM ./051.AEP.APB..MYC...PYD..WBUS....0	TEST RB	1DE ROM ./00C.BINV.....0	TEST NO 1
211 ROM FLAG./13A.AWA0.ALUB..MYQ...PM2.....0	MVF TEST LIGHT=0	1DF ROM ./019..ALUB.....WBUS...0	VERIF MAN. REG M
212 ROM FLAG./17A.ATEN.AXB...GCRFNU.0	EX TEST IF T2	1E0 ROM ./100..ALUB.....PYD.....0	TRAP DLN
213 ROM ./09F.....0	TEST MEMOIRE N02	1E1 ROM FLAG./195.AR11.ALUA.....0	DLN
214 ROM FLAG./062..CB10.MYC....SEQBUS...0	TEST MEMOIRE N02	1E2 ROM ./09F.....0	TEST NO 1
215 ROM ./05A.ARR2.AMB.CALU.MYC.....0	MVF LIGHT-2 IN M	1E3 ROM ./021..BINV..MYC.....0	TEST NO 1
216 ROM ./12B.AWA1.APB..MYQ..SYD..BUSR..0	MVF AI-SOURCE	1E4 ROM FLAG./01A...PM2.....0	TEST NO 2
217 ROM FLAG./058...SLQ...WBUS..CB1MP.0	TEST TMP TMP	1E5 ROM ./033..MYQ.....0	TEST NO 2
218 ROM FLAG./12A.AWA1.AMB...SYD..SEQBUS..GMOVE.0	MVF WRITE DEST	1E6 ROM FLAG./04C.BSHR..MYC.....GCRFNU.0	ROUT.AFFICH.INCR
219 ROM ./13A.AWR2.ZERO.....0	MVF CLEAR LIGHT	1E7 ROM ./04C..MYQ.....0	TEST NO 1
220 ROM ./09F.....0	TEST NO 3	1E8 ROM ./016.AEP.APB.CALU.MYC.SRQ.....0	TEST NO 2
221 ROM ./013.AWA2.FORA.....0	TEST NO 3	1E9 ROM FLAG./074.ATEN.AXB.....GCRFNU.0	TEST NO 2
222 ROM FLAG./052..ALUB...SM2.PM2..WMEM..SEQBUS...0	TEST MEMOIRE N01	1EA ROM ./09F.....0	TEST RB
223 ROM ./080.ARA0.ALUA...SYD.PYD.....0	TEST MEMOIRE N01	1EB ROM ./032.ATEN.ASHR.CALU.MYC.....0	TEST RE
224 ROM SNPLA./1F1.AWA1.ALUB.C10R.MYC.QYC..PM2...SEQBIO..GFETCH.0	TEST MEMOIRE N01	1EC ROM ./012.ATEN.ALUA..MYC.QYC.....0	TEST NO 3
225 ROM FLAG./0B1.AWA0.BCR...SYD.PYD...GFRZ0.0	(P856 TEST MEM N01)	1ED ROM FLAG./044.AR12.AMB...SRQ.....GCRFNU.0	TEST NO 3
226 ROM ./05B.ATW0.ALUA.CALU.MYC.QYC.....0	MVF	1EE ROM ./1E9.AEP.ALUA.....SYD...SEQBUS..CRL0	FPP STORE ST EXP
227 ROM ./046.AWA0.BSHR..MYQ.....0	RER	1EF ROM FLAG./010...SLQ.SP2...HEXM..SEQBUS.BUSR.GBOF.0	FPP ST MANTL
228 ROM FLAG./03C.BSHR..MYC.....GCRFNU.0	ROUT.AFFICH.INCR	1F0 ROM ./100..ALUB.....PYD.....0	TRAP DRN
229 ROM FLAG./088.ATW0.AOB..MYC.QYC.....GFRZ0.0	ROUT.AFFICH.INCR	1F1 ROM FLAG./185.AWA1.ASHR..SRQ.....GCRDSR.U	DRN
230 ROM FLAG./028..AWAO.ALUB...PM2.....0	TEST NO 1	1F2 ROM ./09F.....0	TEST NO 1
231 ROM FLAG./02..AWAO.ALUB...PM2.....0	MVB TEST LENGTH	1F3 ROM ./07F.....0	TEST NO 1
232 ROM FLAG./10B.AWA2.AMB.....0	MVB PREPARE A2	1F4 ROM ./0C1...SM2.PM2...SEQBUS...0	TEST MEMOIRE N02
233 ROM ESTAT./0BE.....SEQBUS..0	VERIF MAN. REG M	1F5 ROM ./063..ALUB...SYD.PYD.....0	TEST MEMOIRE N02
234 ROM FLAG./02B..ALUB...MYQ...PM2..WMEM..BUSR..0	MVB PREPARE WRITE	1F6 ROM ./097..DB10.....WBUS..SEQDUS...0	VERIF MAN REG L
235 ROM ./162..ALUB.....WMEM..BUSR..0	INT	1F7 ROM ./0BB..ARR1.ALUA.CALU.MYC...WBUS..BUSR.GBTMP.0	C10 OTR
236 ROM ./03A.ARA0.AOB...SYD..RBUS..BUSR.GBTME.0	RER	1F8 ROM ./036.AEP.ALUA.CALU.MYC.....GCTLD.0	DER MVB READ
237 ROM ./09F.....0	TEST NO 3	1F9 ROM ./007.AWA1.AMB...PP2...GCTLD.0	DER MVB WRITE
238 ROM ./01A..ZERO..SRQ.....0	TEST NO 3	1FA ROM ./03E.AEP.ALUA.CALU.MYC.....GCTLD.0	DER MVB READ
239 ROM ./058.ATEN.ALUA.CALU..QYC...WBUS..SEQBIO..GFETCH.0	TEST TMP	1FB ROM ./005.AWA1.APB...PP2...GCTLD.0	DER MVB WRITE
240 ROM ./043..SP2...SEQBUS.BUSR.GBTMF.0	FPP DOUBLE LD 2ND WORD	1FC ROM FLAG./06C.AR11.AXB...SM2.PM2...GCRFNU.0	TEST MEMOIRE N01
241 ROM ./040..BCR..MYC.....GFKYZD.0	TEST RB	1FD ROM FLAG./0C0.ARA0.ALUA.CALU.MYC..SYD.PYD.....0	TEST MEMOIRE N01
242 ROM FLAG./014.AEP.AXB..MYQ.....GCRFNU.0	TEST RB	1FE ROM ./1E0.ATW0.TWOA.CALU..QYC.....GCTLD.0	PAGE FAULT ML
		1FF ROM ./125.ATW0.TWOA.CALU..QYC.....GCTLD.0	PAGE FAULT

TA 2-5A Control-ROM Binary Content Page

ADD.	SNA	NAN	A	ADL	C	M	Q	S	P	C	T	B	SEQ	R	GP	CR	ADD.	SNA	NAN	A	ADL	C	M	Q	S	P	C	T	B	SEQ	R	GP	CR	ADD.	SNA	NAN	A	ADL	C	M	Q	S	P	C	T	B	SEQ	R	GP	CR				
000	00	111101000	00001	00001	00	10	11	00	0	111	00	0	00000	00000	00000	00000	040	11	111111111	01100	01000	11	10	11	10	11	0	000	10	0	11100	10000	00000	00000	040	00	000001000	00000	00000	00000	00000	00000	00000	00000	00000	00000	00000	00000	00000	00000	00000			
001	11	111111111	00000	00000	11	10	11	10	11	0	000	10	0	11100	00000	00000	00000	041	01	111001000	10110	01000	10	00	00	00	0	000	0	1	00000	00000	00000	00000	041	00	100000000	00000	00000	00000	00000	00000	00000	00000	00000	00000	00000	00000	00000	00000	00000			
002	00	111101000	00000	00000	00	00	10	11	00	0	000	00	1	00000	00000	00000	00000	042	00	011111010	00000	00000	01	10	00	00	11	0	000	10	0	00000	00000	00000	00000	042	00	110110000	01010	01110	00	00	00	00	0	100	11	00	0	00000	00000	00000	00000	
003	01	011010000	10000	00011	00	00	11	00	00	0	000	00	0	11011	00000	00000	00000	043	00	011110101	00000	00000	01	10	00	00	11	0	000	10	0	00000	00000	00000	00000	043	10	100000000	00101	00011	00	10	11	00	00	0	000	00	0	00000	00000	00000	00000	
004	01	111111000	11110	00100	00	00	11	00	00	0	000	00	0	00000	00000	00000	00000	044	00	100000000	00100	01000	00	00	00	00	0	011	01	00	1	00000	10000	00000	00000	044	00	1100001011	01100	10010	00	00	00	00	0	000	00	1	000	00	0	00000	00000	
005	00	111111011	00000	00000	00	00	00	11	10	0	000	00	0	01110	00000	00000	00000	045	00	100000000	00100	01000	00	00	00	00	0	011	01	00	00000	10000	00000	00000	045	00	1100001011	01100	10010	00	00	00	00	0	000	00	1	000	00	0	00000	00000		
006	00	111111111	10100	00	00	10	00	00	0	000	00	0	00000	00000	00000	00000	046	11	111111111	00100	01000	11	10	11	10	11	0	000	10	0	11100	10000	00000	00000	046	00	101101001	00000	00000	00000	00000	00000	00000	00000	00000	00000	00000	00000	00000	00000	00000			
007	00	111111111	00000	01110	01	10	00	00	0	000	00	0	00000	00000	00000	00000	047	00	111101001	00000	00000	00	00	00	00	0	000	1	000	00	01000	01100	00000	00000	047	00	101111001	00011	00011	00	11	00	00	0	000	00	0	00000	00000	00000	00000			
008	11	111111111	01100	00	00	10	11	10	0	000	10	0	11100	10000	00000	00000	048	01	110100100	00001	11100	00	00	00	00	0	000	00	000	00000	00000	00000	00000	048	00	101010000	01010	01010	00	10	00	00	0	000	00	1	000	000	00000	00000				
009	00	111101001	00000	00000	00	00	00	01	01	00	0	000	00	0	11110	00000	00000	00000	049	00	111100000	10100	00000	10	00	00	00	0	000	00	000	00000	00000	00000	00000	049	00	101010000	01010	01010	00	11	00	00	0	000	00	0	00000	00000	00000	00000		
00A	00	101101101	11110	00000	00	00	00	00	00	0	000	00	0	00000	00000	00000	00000	050	00	111100000	10100	00000	10	00	00	00	0	000	00	000	00000	00000	00000	00000	050	00	101010000	00000	00000	00000	00000	00000	00000	00000	00000	00000	00000	00000	00000	00000	00000			
00B	00	111111111	00000	00000	00	00	10	00	00	0	000	00	0	00000	00000	00000	00000	051	00	110001000	10110	00000	10	00	00	00	0	000	00	000	00000	00000	00000	00000	051	00	101010000	01010	01010	00	10	00	00	0	000	00	0	00000	00000	00000	00000			
00C	00	100000001	00100	00000	00	00	00	00	00	0	000	00	0	01100	00000	00000	00000	052	00	011101000	00000	00000	00	00	00	00	0	011	00	000	10	1	00000	00000	00000	00000	052	00	111101101	01000	00011	00	10	00	00	0	000	00	0	100	11	0	00000	00000
00D	00	100000001	10100	00000	00	00	00	00	00	0	000	00	0	00000	00000	00000	00000	053	00	011101000	00000	00000	00	00	00	00	0	011	00	000	10	1	00000	00000	00000	00000	053	00	100000000	10000	00000	00000	00000	00000	00000	00000	00000	00000	00000	00000	00000	00000	00000	
00E	00	111101000	11011	00000	00	00	00	00	00	0	000	00	0	00000	00000	00000	00000	054	00	111101000	00111	00000	00	00	00	00	0	011	00	000	10	1	00000	00000	00000	00000	054	00	110001000	01010	01010	00	10	00	00	0	000	00	0	00000	00000	00000	00000	
00F	00	011101000	11011	00000	00	00	00	00	00	0	000	00	0	00000	00000	00000	00000	055	00	111101000	00000	00000	01	10	00	00	0	011	00	000	10	0	00000	00000	00000	00000	055	00	111001011	01000	00001	00	00	00	00	0	000	00	0	00000	00000	00000	00000	
010	01	111010000	11110	00000	00	00	11	00	00	0	000	00	0	00000	00000	00000	00000	056	01	111111111	01100	00000	11	10	11	10	11	0	000	10	0	11100	10000	00000	00000	056	00	010101010	11010	01011	00	10	00	00	0	000	00	0	00000	00000	00000	00000		
011	00	111101001	00000	00	00	01	01	00	0	000	00	0	1	00000	00000	00000	00000	057	01	110001000	10100	00000	00	00	00	00	0	011	00	000	10	0	00000	00000	00000	00000	057	01	100000000	00101	00011	00	00	00	00	0	000	00	0	00000	00000	00000	00000	
012	00	011100000	01000	00000	00	00	00	00	00	0	000	00	0	00000	00000	00000	00000	058	01	110100000	00100	00000	00	00	00	00	0	011	00	000	10	0	00000	00000	00000	00000	058	01	101000000	00000	00000	00000	00000	00000	00000	00000	00000	00000	00000	00000	00000	00000	00000	
013	00	011100000	00000	00000	00	00	00	00	00	0	000	00	0	00000	00000	00000	00000	059	01	110100000	00000	00000	00	00	00	00	0	011	00	000	00	00000	00000	00000	00000	059	00	101000000	00000	00000	00000	00000	00000	00000	00000	00000	00000	00000	00000	00000	00000	00000		
014	00	111101000	11011	00000	00	00	10	00	00	0	000	00	0	00000	00000	00000	00000	060	11	111111111	01010	00000	11	10	11	10	11	0	000	10	0	11100	10000	00000	00000	060	00	111010101	00000	00000	01010	00	00	00	00	0	000	00	0	00000	00000	00000	00000	
015	00	011101000	00000	00000	00	00	00	00	00	0	000	00	0	00000	00000	00000	00000	061	00	000000000	10100	00000	00	00	00	00	0	000	00	000	00000	00000	00000	00000	061	00	111001000	01010	00000	00	00	00	00	0	000	00	0	00000	00000	00000	00000			
016	00	011101000	00000	00000	00	00	00	00	00	0	000	00	0	00000	00000	00000	00000	062	00	011101000	00000	00000	00	00	00	00	0	000	00	000</td																								

Table 2-5A contd.

Table 2-5A contd.

ADD.	SNA	NAN	A	ADL	C	M	Q	S	P	C T	B	SEQ	R	GP	CR	ADD.	SNA	NAN	A	ADL	C	M	Q	S	P	C T	B	SEQ	R	GP	CR	
180	00	0001010000	000000	000000	00	11	00	00	00	0	100	00	0	10011	00000	1C0	00	1111010000	00000	00000	00	00	00	0	0	100	00	0	10011	00000		
181	00	0001000000	000000	000000	01	10	00	00	00	0	000	10	0	00000	00000	1C1	00	000100111	01001	00000	00	00	00	0	0	000	00	0	00000	00000		
182	00	0001000000	000000	000000	00	00	00	00	00	0	000	00	0	00000	00000	1C2	00	0100100000	01	00000	00	00	00	0	10	11	00	0	00000	00000		
183	00	0001000000	000000	000000	00	00	00	00	00	0	000	00	0	00000	00000	1C3	00	0100100000	01001	00000	00	00	00	0	10	11	00	0	00000	00000		
184	00	0001000000	000000	000000	00	11	00	00	00	0	000	00	0	00000	00000	1C4	00	0111000000	01010	00000	00	00	00	0	0	000	00	0	00000	00000		
185	00	0001000000	000000	000000	00	11	00	00	00	0	000	10	0	00000	00000	1C5	00	0110000000	01100	00000	00	00	00	0	0	000	00	0	00000	00000		
186	01	0001000000	000000	000000	00	11	00	00	00	0	000	10	0	00000	00000	1C6	00	0000000000	01100	00000	00	00	00	0	11	00	00	0	00000	00000		
187	01	0001000000	000000	000000	00	01	00	00	00	0	000	00	0	00000	00000	1C7	00	0001000000	01010	00000	00	00	00	0	10	00	00	0	00000	00000		
188	01	0001000000	000000	000000	00	11	00	00	00	0	000	00	0	00000	00000	1C8	00	0001000000	01010	00000	00	00	00	0	000	00	00	0	00000	00000		
189	10	0001000000	000000	000000	00	11	00	00	00	0	10	1	00000	00000	1C9	00	0001000000	01010	00000	00	00	00	0	111	00	00	0	00000	00000			
18A	00	0001000000	000000	000000	00	00	00	00	00	0	000	00	0	00000	00000	1CA	00	0000000000	01000	00000	00	00	00	0	000	00	00	0	00000	00000		
18B	00	0001000000	000000	000000	00	10	00	00	00	0	000	00	0	00000	00000	1CB	00	0000000000	01010	00000	00	00	00	0	000	00	00	0	00000	00000		
18C	00	0001000000	000000	000000	00	01	00	00	00	0	000	00	0	00000	00000	1CD	00	0000000000	01010	00000	00	00	00	0	000	00	00	0	00000	00000		
18D	00	0001000000	000000	000000	00	11	00	00	00	0	000	00	0	00000	00000	1CE	00	0000000000	01010	00000	00	00	00	0	000	00	00	0	00000	00000		
18E	01	0001000000	000000	000000	00	00	00	00	00	0	000	00	0	00000	00000	1CF	00	0000000000	01010	00000	00	00	00	0	110	00	00	0	00000	00000		
18F	00	0001000000	000000	000000	00	10	00	00	00	0	000	00	0	00000	00000																	
190	00	0000000000	000000	000000	00	10	00	00	00	0	000	00	0	00000	00000	1D0	00	0000000000	01110	00000	00	00	00	0	000	00	00	0	00000	00000		
191	00	0001110010	000000	000000	10	10	11	00	00	0	000	00	0	00000	00000	1D1	00	0001110010	01010	00000	00	00	00	0	000	00	00	0	00000	00000		
192	00	0001000000	000000	000000	00	00	00	00	00	0	000	00	0	00000	00000	1D2	00	0001110000	01010	00000	00	00	00	0	000	00	00	0	00000	00000		
193	01	0000000000	000000	000000	00	01	00	00	00	0	000	00	0	00000	00000	1D3	00	0000000000	01010	00000	00	00	00	0	000	00	00	0	00000	00000		
194	00	0001000000	000000	000000	00	00	01	00	00	0	000	00	0	00000	00000	1D4	00	0001000000	01010	00000	00	00	00	0	000	00	00	0	00000	00000		
195	00	0001000000	000000	000000	00	10	00	00	00	0	01	00	1	00000	00000	1D5	00	0001000000	01010	00000	00	00	00	0	000	00	00	0	00000	00000		
196	00	0001000000	000000	000000	00	00	00	00	00	0	000	00	0	00000	00000	1D6	00	0001110000	01010	00000	00	00	00	0	000	00	00	0	00000	00000		
197	00	0001110010	000000	000000	11	00	10	00	00	0	01	10	1	00000	00000	1D7	00	0000000000	01010	00000	00	00	00	0	111	00	00	0	00000	00000		
198	00	0001110000	000000	000000	00	00	00	01	00	0	000	00	0	00000	00000	1D8	00	0000000000	01010	00000	00	00	00	0	000	00	00	0	00000	00000		
199	00	0001000000	000000	000000	00	10	00	00	00	0	000	00	0	00000	00000	1D9	00	0000000000	01010	00000	00	00	00	0	000	00	00	0	00000	00000		
19A	00	0001000000	000000	000000	00	00	00	00	00	0	000	00	0	00000	00000	1DA	00	0000000000	01010	00000	00	00	00	0	000	00	00	0	00000	00000		
19B	01	0001110000	000000	000000	00	11	00	00	00	0	000	00	0	00000	00000	1DB	00	0000000000	01010	00000	00	00	00	0	000	00	00	0	00000	00000		
19C	01	0001010000	000000	000000	10	00	11	00	00	0	000	10	0	00000	00000	1DC	00	0000000000	01010	00000	00	00	00	0	000	00	00	0	00000	00000		
19D	00	0001110000	000000	000000	00	00	00	00	00	0	000	00	0	00000	00000	1DD	00	0000000000	01010	00000	00	00	00	0	000	00	00	0	00000	00000		
19E	00	0001000000	000000	000000	00	10	00	00	00	0	000	00	0	00000	00000	1DE	00	0000000000	01010	00000	00	00	00	0	000	00	00	0	00000	00000		
19F	00	0001000000	000000	000000	00	10	00	00	01	0	111	00	0	00000	00000																	
1A0	01	1001110010	010000	000000	00	11	00	00	00	0	10	0	000	00	0	00000	00000	1E0	00	1000000000	00000	00000	00	00	00	0	000	00	00	0	00000	00000
1A1	01	1011101000	11010	00111	00	00	00	00	00	0	000	00	0	00000	00000	1E1	00	0001000000	00000	00000	00	00	00	0	000	00	00	0	00000	00000		
1A2	00	0001000000	000000	000000	00	00	00	00	00	00	000	00	0	00000	00000	1E2	00	0001000000	00000	00000	00	00	00	0	000	00	00	0	00000	00000		
1A3	01	0000000000	000000	000000	00	01	00	00	00	0	000	00	0	00000	00000	1E3	00	0000000000	00000	00000	00	00	00	0	000	00	00	0	00000	00000		
1A4	00	0001000000	000000	000000	00	10	00	00	00	0	000	00	0	00000	00000	1E4	01	0000000000	00000	00000	00	00	00	0	000	00	00	0	00000	00000		
1A5	00	0001000000	000000	000000	00	11	00	01	00	0	000	00	1	00000	00000	1E5	00	0000000000	00000	00000	00	00	00	0	000	00	00	0	00000	00000		
1A6	00	0001000000	000000	000000	00	10	00	00	00	0	111	11	0	0110	01000	1E6	01	0001000000	00000	00000	00	00	00	0	000	00	00	0	00000	00000		
1A7	01	0001000000	000000	000000	00	01	00	00	00	0	111	00	0	0110	00000	1E7	00	0000000000	00000	00000	00	00	00	0	000	00	00	0	00000	00000		
1A8	00	0001000000	000000	000000	00	01	00	00	00	0	000	00	0	00000	00000	1E8	00	0000000000	00000	00000	00	00	00	0	000	00	00	0	00000	00000		
1A9	00	0001000000	000000	000000	00	00	00	00	00	0	000	00	0	00000	00000	1E9	01	0000000000	00000	00000	00	00	00	0	000	00	00	0	00000	00000		
1A8	00	0000000000	000000	000000	00	00	00	00	00	0	000	00	0	00000	00000	1EA	00	0000000000	00000	00000	00	00	00	0	000	00	00	0	00000	00000		
1AC	01	0001000000	000000	000000	00	00	00	00	00	0	11	10	0	00000	00000	1EB	00	0000000000	00000	00000	00	00	00	0	000	00	00	0	00000	00000		
1AD	00	0001000000	000000	000000	00	00	00	00	01	0	000	00	0	00000	00000	1ED	00	0000000000	00000	00000	00	00	00	0	000	00	00	0	00000	00000		
1AE	10	1111111111	010001	11	00	10	00	00	0	11	0	000	00	11100	0																	

Table 2-5B Control-ROM Binary Content P856

ADD.	SNA	NAN	A	ADL	C	M	G	S	P	C	T	B	SEQ	R	GP	CR	ADD.	SNA	NAN	A	ADL	C	M	G	S	P	C	T	B	SEQ	R	GP	CR	ADD.	SNA	NAN	A	ADL	C	M	G	S	P	C	T	B	SEQ	R	GP	CR
000	00	111101000	00001	00001	00	10	11	00	00	0	111	00	0	00000	00000	040	11	111111111	01100	01000	11	10	11	10	11	0	000	10	0	11100	10000	080	00	000000000	00000	00000	00000	00	00	00	01	00	00000	00	00000	00000				
001	11	111111111	00000	00000	11	10	11	10	11	0	000	10	0	11100	00000	041	01	111001000	10110	01000	00	10	00	00	0	000	00	1	00000	00000	081	00	100000000	00000	00000	00000	00	00	00	00	00	00000	00	00000	00000					
002	00	111101001	00000	00000	00	00	10	11	0	00	0	110	00	0	00000	00000	042	00	111111101	00000	00000	01	10	00	00	11	0	000	10	0	00000	00000	082	00	100001000	01010	01110	00	00	00	00	00	00000	00	100	11	0	00000	00000	
003	01	011010000	10000	00011	00	00	11	00	00	0	000	00	0	11001	00000	043	00	111110101	00000	00000	01	10	00	00	11	0	000	10	0	00000	00000	083	10	100000000	00000	00000	00000	00	10	11	00	0	00000	00000	00000					
004	01	111111000	11110	10010	00	00	11	00	00	0	000	00	0	00000	00000	044	00	100000000	00100	01000	00	00	00	00	0	011	00	1	00000	10000	084	00	110000011	01100	10010	00	00	00	00	00	00000	00	1000	01	00000	00000				
005	00	111111011	00000	00000	00	00	11	10	00	00	0	011	00	0	00000	00000	045	00	100000001	00100	01000	00	00	00	00	0	011	00	1	00000	10000	085	00	100001001	01100	10001	00	00	01	00	00	00000	00	1110	0000	00000				
006	00	111111101	10100	00011	00	10	00	00	00	0	000	00	0	00000	00000	046	11	111111111	01000	01000	11	10	11	10	11	0	000	10	0	11100	10000	086	00	101101000	00000	00000	00000	00	00	00	00	00	00000	00	00000	00000				
007	00	111111111	00000	01110	01	10	00	00	00	0	000	10	0	00000	00000	047	00	111010100	00000	00000	00	00	00	00	0	000	00	1	000	01000	087	00	101111010	00101	00011	00	00	11	00	0	00000	00	00010	00000						
008	11	111111111	01100	00003	11	10	11	10	11	0	000	10	0	11100	10000	048	01	110010110	00001	11100	00	00	00	00	0	000	00	0	00100	00000	088	01	100000000	00000	00000	00000	00	10	00	00	0	00000	1111	00000						
009	00	111010100	00001	00	00	01	01	00	0	000	01	000	1	00000	10000	049	01	100000000	00001	00111	00	11	00	00	0	000	00	0	00000	00000	089	00	100010000	01010	00010	00	00	11	00	0	00000	00	01111	00000						
00A	00	101101010	11110	00011	00	00	00	00	0	000	00	0	00000	00000	050	00	111100010	10100	00000	10	00	00	00	0	000	00	0	00000	00000	090	00	110101000	00000	00000	00000	00	00	00	00	00	00000	00	00000	00000						
00B	00	100000000	10100	00011	00	00	00	00	0	000	00	0	00000	00000	051	00	111001001	10100	00000	10	00	00	00	0	000	00	0	00000	00000	091	00	101000000	00000	00000	00000	00	00	00	00	00	00000	00	00000	00000						
00C	00	100000000	10100	00001	00	00	00	00	0	000	00	0	00000	00000	052	00	111010100	00000	01110	00	00	01	11	0	000	10	1	00000	00000	092	00	101110101	01000	00011	00	10	00	00	0	000	00	100	11	0	11100	00000				
00D	00	100000000	10100	00001	00	00	01	01	00	0	000	00	0	00000	00000	053	00	111010100	00000	01110	00	00	01	11	0	000	10	1	00000	00000	093	10	100000000	00000	00000	00000	00	10	11	00	0	00000	00000	00000						
00E	00	100000000	10100	00001	00	00	11	10	00	0	000	00	0	00000	00000	054	00	100000001	00100	00000	00	10	00	00	0	011	00	1	00000	10000	094	00	100000001	00100	00000	00000	00	10	00	00	0	00000	00000	00000						
00F	00	100000000	10100	00001	00	00	10	00	00	0	000	00	0	00000	00000	055	00	110000000	00100	00000	00	10	00	00	0	000	00	0	00000	00000	095	01	110000011	00000	00000	00000	00	00	00	00	00	00000	00000	00000						
010	00	111111111	00000	00001	00	00	11	00	00	0	000	00	0	00000	00000	056	01	110010000	00100	00000	11	10	11	10	11	0	000	10	0	11100	10000	096	10	100000000	00000	00000	00000	00	10	00	00	0	00000	00000	00000					
011	00	111010001	00000	00003	00	00	00	01	01	00	0	000	00	0	10000	00000	057	01	111111111	01000	00000	11	10	11	10	11	0	000	10	1	00000	00000	097	00	101010000	01000	00011	00	10	00	00	0	00000	00000	00000					
012	00	111000000	01000	00001	00	00	00	00	00	0	000	00	0	00000	00000	058	01	110010000	01100	00000	11111	00	00	10	00	00	0	000	00	00000	00000	098	00	111111110	01101	00001	00	00	00	00	00	00000	00000	00000						
013	00	111000000	01000	00001	00	00	01	01	00	0	000	00	0	00000	00000	059	01	101000000	00001	00111	00	11	11	00	0	000	00	00000	00000	099	00	000000000	00000	00000	00000	00	101000000	01010	00000	00000	00	00000	00000	00000						
014	00	111010000	11011	10010	00	10	00	00	00	0	000	00	0	00000	00000	060	11	111111111	01000	00000	11	10	11	10	11	0	000	10	0	11100	10000	099	00	101000000	00000	00000	00000	00	10000	00000	00000									
015	00	111010000	11011	10010	00	10	00	00	00	0	000	00	0	00000	00000	061	00	110000000	00100	00000	101	00	00	00	0	000	00	00000	00000	099	00	100000000	00000	00000	00000	00	10000	00000	00000											
016	11	111111111	00000	00000	11	10	11	10	11	0	000	10	0	00000	00000	062	00	111111111	00000	00000	01	10	00	00	00	000	00	10	00000	00000	099	00	100000000	00000	00000	00000	00	10000	00000	00000										
017	11	111111111	00000	00000	00	00	11	10	11	0	000	10	0	00000	00000	063	00	111000000	00000	00000	01	10	00	00	00	000	00	10	00000	00000	099	00	100000000	00000	00000	00000	00	10000	00000	00000										
018	11	111111111	00000	00000	00	00	11	10	11	0	000	10	0	00000	00000	064	00	110000000	00000	00000	01000	00	00	00	00	000	00	10	00000	00000	099	00	101000000	00000	00000	00000	00	11111	00000	00000										
019	00	110000000	01000	00000	00	00	00	01	00	0	000	00	0	00000	00000	065	00	111111111	01010	00000	11010	00	00	11	10	11	0	000	10	0	11100	00000	099	01	110000000	00000	00000	00000	00	11111	00000	00000								
020	00	110000000	01000	00000	00	00	00	01	00	0	000	00	0	00000	00000	066	00	110000000	00000	00000	01000	00	00	00	00	000	00	10	00000	00000	099	00	101000000	00000	00000	00000	00	10000	00000	00000										
021	00	110000000	01000	00000																																														

Table 2-5B contd.

Table 2-5B contd.

ADD	SNA	NAN	A	ADL	C	M	G	S	P	CT	B	SEQ	R	GP	CR	ADD.	SNA	NAN	A	ADL	C	M	G	S	P	CT	B	SEQ	R	GP	CR				
180	00	0001010000	000000	000000	00	11	00	00	00	00	100	00	0	10011	00000	1C0	00	1111010000	000000	00000	00	00	00	00	00	00	00	100	00	0	10011	00000			
181	00	0001000000	000000	000000	01	10	00	00	00	00	000	10	0	00000	00000	1C1	00	0001010111	01001	00000	00	00	00	00	00	00	00	00	00	00	0	00000	00000		
182	00	0010100000	11010	10010	00	10	00	00	00	00	000	00	0	00000	00000	1C2	00	0001010100	00000	00000	00	10	11	00	00	00	00	00	00	00	00	0	00101	00000	
183	00	0010100000	11010	10010	00	10	00	00	00	00	000	00	0	00000	00000	1C3	00	0100000101	11011	01011	00	10	11	00	00	00	00	00	00	00	00	0	01010	00000	
184	00	0010100000	00000	00000	00	00	00	00	00	00	000	111	00	0	10110	00000	1C4	00	0111100001	01010	00000	00	11	00	00	00	00	00	00	00	00	00	0	00000	00000
185	00	0010100000	00000	00000	00	00	00	00	00	00	000	111	00	0	10110	00000	1C5	00	1100000100	01010	01110	01	00	00	00	00	00	00	00	10	00	00	0	00000	00000
186	01	0010100000	00000	00000	00	10	00	00	00	00	000	00	0	00000	00000	1C6	00	0100000100	00000	00000	00	01	11	00	00	00	00	00	10	00	00	0	00000	00000	
187	01	0010100000	00000	00000	00	01	00	00	00	00	100	00	0	00000	00000	1C7	00	0001000100	00000	00001	00	10	00	00	00	00	00	00	111	00	00	0	00000	00000	
188	00	0010100000	00000	00000	00	00	01	00	00	00	000	00	1	00000	00000	1C8	00	0001010100	01010	00000	00	00	00	00	00	00	00	00	00	00	00	0	00000	00000	
189	10	0000000000	00000	00000	00	00	11	00	00	00	000	00	1	00000	00000	1C9	00	0001010100	11011	00110	00	10	00	00	00	00	00	00	00	00	00	0	00000	00000	
18A	00	0000000000	00000	00000	00	00	00	00	00	00	000	00	0	00000	00000	1CA	00	0100111111	00000	00000	00	10	00	00	00	00	00	00	00	00	00	0	00000	00000	
18B	00	0000000000	00000	00000	00	00	00	00	00	00	000	00	0	00000	00000	1CB	00	0011000001	11011	01111	00	10	00	00	00	00	00	00	00	00	00	0	00000	00000	
18C	00	0000000000	00000	00000	00	00	00	00	00	00	000	00	0	00000	00000	1CC	00	0001111111	00000	00010	00	11	00	00	00	00	00	00	00	00	00	0	00000	00000	
18D	01	0000000000	00000	00000	00	00	00	00	00	00	000	00	0	00000	00000	1CD	00	0100000100	11011	01111	00	10	11	00	00	00	00	00	00	00	00	0	01010	00000	
18E	01	0000000000	00000	00000	00	00	00	00	00	00	000	00	0	00000	00000	1CE	00	0101010000	01000	00000	00	00	00	00	00	00	00	00	10	00	00	0	00000	00000	
18F	00	0000000000	00000	00000	00	10	00	00	00	00	000	00	0	00000	00000	1CF	00	1101111000	10100	00001	00	00	01	00	00	00	00	10	00	00	00	00	0	11111	00000
190	00	0000000000	00000	00000	00	10	00	00	00	00	000	00	0	00000	00000	1D0	00	0000000000	00000	00000	00	00	00	00	00	00	00	00	00	00	00	0	00000	00000	
191	00	0000000000	00000	00000	10	10	11	00	00	00	000	00	0	00000	00000	1D1	00	0010010101	11000	00000	00	01	00	00	00	00	00	00	00	00	00	0	00000	00000	
192	00	0000000000	00000	00000	00	00	00	00	00	00	000	00	0	00000	00000	1D2	00	0011111000	00000	00000	00	10	10	00	00	00	00	00	00	00	00	0	00100	00000	
193	01	0000000000	00000	00000	01	10	00	00	00	00	000	10	0	00000	00000	1D3	00	0001000100	00000	00000	00	00	00	00	00	00	00	00	00	00	00	0	00010	00000	
194	00	0000000000	00000	00000	00	00	01	00	00	00	000	00	0	00000	00000	1D4	00	0110010101	01001	00010	00	00	01	00	00	00	00	00	10	00	00	0	00111	00000	
195	00	0000000000	00000	00000	00	10	00	00	00	00	011	00	0	00000	00000	1D5	00	0111010101	01001	00010	00	00	01	00	00	00	00	00	10	00	00	0	00010	00000	
196	00	0000000000	00000	00000	00	00	00	00	00	00	000	00	0	00000	00000	1D6	00	0100011110	00000	00000	00	00	00	00	00	00	00	00	10	00	00	0	00000	00000	
197	00	0000000000	00000	00000	00	11	00	00	00	00	010	00	0	00000	00000	1D7	00	0110010100	00000	00000	01	11	00	00	00	00	00	111	00	00	0	00000	00000		
198	00	0000000000	00000	00000	00	00	00	00	00	00	010	00	0	00000	00000	1D8	00	0100000100	11010	00011	00	00	00	00	00	00	00	00	00	00	00	0	00100	00000	
199	00	0000000000	00000	00000	00	11	00	00	00	00	000	00	0	00000	00000	1D9	00	0000010111	10100	00000	00	00	00	00	00	00	00	00	00	00	00	0	00000	00000	
19A	00	0000000000	00000	00000	00	00	00	00	00	00	000	00	0	00000	00000	1DA	00	0100011111	00000	00000	00	00	00	00	00	00	00	00	00	00	00	0	00000	00000	
19B	01	0000000000	00000	00000	00	11	00	00	00	00	000	00	0	00000	00000	1DB	00	0011000000	11011	01010	00	10	00	00	00	00	00	00	00	00	00	0	00000	00000	
19C	01	0000000000	00000	00000	00	00	00	00	00	00	000	00	0	00000	00000	1DC	00	0100010101	01001	00000	00	00	00	00	00	00	00	00	00	00	00	0	00000	00000	
19D	00	0000000000	00000	00000	00	00	00	00	00	00	000	00	0	00000	00000	1DD	00	0011000000	11011	01010	00	10	00	00	00	00	00	00	00	00	00	0	00000	00000	
19E	00	0000000000	00000	00000	00	00	01	00	00	00	111	00	0	00000	00000	1DE	00	0000000000	00000	00000	00	00	00	00	00	00	00	00	00	00	00	0	00000	00000	
19F	00	0000000000	00000	00000	00	00	00	00	00	00	000	00	0	00000	00000	1DF	00	0000000000	00000	00000	00	00	00	00	00	00	00	00	00	00	00	0	00000	00000	
180	00	0000000000	00000	00000	00	10	00	00	00	00	000	00	0	00000	00000	1F0	00	0000000000	00000	00000	00	00	00	00	00	00	00	00	00	00	00	0	00000	00000	
181	00	0000000000	00000	00000	00	11	00	00	00	00	000	00	0	00000	00000	1F1	00	0110000100	01001	01111	00	10	00	00	00	00	00	00	00	00	00	00	00	00000	00000
182	01	0000000000	00000	00000	00	10	00	00	00	00	000	00	0	00000	00000	1F2	00	0010011111	00000	00000	00	00	00	00	00	00	00	00	00	00	00	00	00000	00000	
183	01	0000000000	00000	00000	00	10	11	00	00	00	000	00	0	00000	00000	1F3	00	0011111111	00000	00000	00	00	00	00	00	00	00	00	00	00	00	00	00000	00000	
184	01	0000000000	00000	00000	00	00	00	00	00	00	000	00	0	00000	00000	1F4	00	0100000000	00000	00000	00	00	00	00	00	00	00	00	00	00	00	00	00000	00000	
185	01	0000000000	00000	00000	00	00	00	00	00	00	000	00	0	00000	00000	1F5	00	0100000000	00000	00000	00	00	01	00	00	00	00	00	00	00	00	00	00000	00000	
186	00	0000000000	00000	00000	00	00	00	00	00	00	000	00	0	00000	00000	1F6	00	0100000000	00000	00000	00	00	00	00	00	00	00	00	00	00	00	00	00000	00000	
187	00	0000000000	00000	00000	00	11	00	00	00	00	000	00	0	00000	00000	1F7	00	0100000000	00000	00000	00	10	00	00	00	00	00	00	00	00	00	00	00000	00000	
188	00	0000000000	00000	00000	00	10	00	00	00	00	000	00	0	00000	00000	1F8	00	0001000000	10100	00000</td															

2.48 INSTRUCTION WORD LOGIC

The instruction word logic (Figure 2-8AA) comprises the K register and the instruction decoder. This logic stores and decodes the program instruction word for use by the Microprogram Control.

2.49 K -- Instruction Register

This 16-bit register holds the instruction word which is obtained from memory via the GP-Bus BIO lines. The instruction-word format is given in Section I (paragraph 1.62). Four type 74175 IC chips are used as a straight 16-bit buffer register, with both high and low outputs available for decoding. Bus data BIO00-15R are loaded by CLK at the trailing edge of BP, when GFETCH is active. GFETCH is a general-field command bit (Table 2-3).

2.50 Instruction Decoder

The instruction decoder uses a programmable logic array (PLA) as the main decoding logic. The PLA provides an address code to the microinstruction control-store for 96 different input combinations. A set of gate-logic decoders in parallel with the PLA are used for ineffective branches and FPP instructions without attached FPP. The PLA0, PLA1 control logic controls some of the PLA and the gate-logic decoding. These instruction-decoder outputs are used with the Microprogram Control and are described in paragraphs 2.37 and 2.40 (Microinstr. Instr. Word, M.S. Pointer).

2.51 Logic gates are used to decode the K register into basic fields for controlling the PLA decoder and gate decoders. These gates may indicate when the instruction R1 or R2 fields contain 0 or 15, or when a branch condition is indicated and verified. Some bits of the K register are used as direct control bits for the PLA decoder. Complete PLA decoding is shown in Table 2-6.

2.52 PLA ROM maps are provided (Table 2-7) to show the PLA output code (as a two-bit hexadecimal number) produced for the various instructions or addressing types. The PLA output code relates directly to the control-store ROM address used by the microprogram control.

Table 2-6 Instruction Decoder PLA

	Data Input	Output	Comments	Group
114+	→ I0	F8 ↔ F1		
	PLA0 PLA1 R1=0 R2=15 K	RAD 1 — 8		
1	LL -----	LLLLLLL	Inhibit mode	
2	HHLHLLH-----	LLLLLLL	INH, RIT, HLT	
3	HHLHLL-L-----	LLLLLLL	I/O instructions	
4	HHLHHH-L-----	LLLLLLL	RER, WER	
5	HHH----H-----	LLLLLLL	Format 1 with R1=15	
6	HHHLLLL-LHLH-	LLLLLLL	LD, ST with R2=15	
7	HHHLHHH-LHLH-	LLLLLLL	ML, MS with R2=15	
8	HH-HHH-H---HL	LLLLLLL	MVF, MVB, RTN with R2=15	
9	HHHLHHHH-----	LLLLLLL	TS, TS	
10	HHHHHLHLL-----	LLLLLLL	EL, ES	
11	H-LH-----	L-----	K1	
12	H-L-H-----	-L-----	K2	
13	H-L--H-----	--L-----	K3	Generals
14	H-L---H-----	---L-----	K4	
15	H-L---H-----	----L-----	OR1	
16	H-LLL-----	LL-----	LDK	
17	H-LLLH-----	-----L	ABK	
18	H-LHLH-----	-----L	RF, RB	
19	H-LHLL-LHLH-L	-----L	WMP	
20	H-LLHHH-H-L	-----L--	Shift with n=0	
21	H-H-----	----L-	K0	
22	H-H---H-----	-L-----	K9	Generals
23	H-H----H-----	--L-----	K10	
24	H-H-----H--	---L-----	OR2	
25	H-H-----H	----L-----	K15	
26	H-HLLH-LHL--	-----L	OPC-1 T3	Store
27	H-HHHLL-----	-----L	OPC-12 Char. Instr.	
28	H-HLLL-LHLHL	-----L	LDR T3 15R2	
29	H-HLHHHL-LHLHL	-----L--	MLR T3 15R2	
30	H-HHLL-L-----	-----L	Floating Point	
31	H-H----LL---	-----L	T1 routine	
32	H-H-LLL-----H	-----L	ST, TS, MS	
33	H-HLHLLH----H	-----L	CM	
34	H-HLHHH-----	-----L	OPC-7, K0	
35	H-HHLHLL-----	-----L	EL, ES	
36	H-HHHHL-----H	-----L	CC	
37	H-HHLH-H-LHL--	-----L	DAR*, DSR *	
38	H-HHLH-H-H----	-----L	DA, DS	
39	H-HHHHL-----L	-----L--	Return	
40	HHHHHHL-----L	-----L--	Return, User	

	Data Input	Output	Comments	Group
	I14 → I0	F8 → F1		
	0 0 0 0 PLA 0-3 M4 EEE 5 PLX X X X X X X RRRK	RAD I — 8		
82	H-HHLHLL-LHH--	LLLLLLL	DAK	
83	H-HHHHLLH-----	LLLLLLL	OPC-12	OR1
84	H-HHHHLL-LHH-H	LLLLLLL	OPC-12	T2.K15
85	H-HHHHLHH-H---H	LLLLLLL	CC	OR1
86	H-HHHHLHH-H--H	LLLLLLL		
87	H-HHHHLL-----L	LLLLLLL	OPC-14	OR1 , K15
88	H-HHHH-H-LL---L	LLLLLLL	OPC-14,15	OR1 , K15, T2
89	H-HHHH---LHH-L	LLLLLLL	OPC-14,15	K15, T2
90	H-HHHH-H-H---L	LLLLLLL	OPC-14,15	OR1 , K15, K9
91	H-HHHHHH-LL---	LLLLLLL	C1R	OR1
92	H-HHHHHH-LHH--	LLLLLLL	C2	T2
93	H-HHHHHH-LHL-L	LLLLLLL	C1R *	OR1
94	LHH-----H--H	----L--	K0 K10 K15	
95	LHHHLHL-LL--H	----L--	FFX	
96	LHHHHHL-H---H	----L-	CF with R1=15	Execution Misc.

Table 2-7 PLA ROM Map

PLA Output

F: 8 7 6 5 4 3 2 1
MSB LSB

Example: Addressing type RT5S = /43 = 0100 0011₂

	0	1	2	3	4	5	6	7	8	9	A	B	C	D	E	F
0	NO JUMP	JUMP P+2	NO FPP													
1		ABK														
2	ABK	ADXP	RT3	RT3S					RTN							
3	SUK	SUKP	RT2	RT25						RTN	USER					
4	ANK	HLY	RIT	RT5	RT55											
5	ORK	ENB SMD LKM	RT4	RT45												
6	XRK		RT7	RT75												
7	SM n=0	DSH n=0	RT6	RT65	SH n=0	DSH n=0										
8	C10 CTR	WMP		RT1					RT10							
9	SST TST INR		RT1P						RT10P							
A	RF	RT3B	RT3C						RT3BM							
B	RB		RT2C													
C	LCKP		RT5C													
D	CWC	CWCP		RT4C												
E	WER	WVF		RT7C												
F	RER	WVB		RT6C												

ADDRESSING MODE

	0	1	2	3	4	5	6	7	8	9	A	B	C	D	E	F
0									LC	LCP			ST	STP	STD	STDP
1		AB							SLA	CLA	SLL	DLL	SRA	DRA	SRL	DRL
2	AD	ADP			ADS	IM			SLM	CLN	SLC	DLC	SRN	DRN	SRC	DRC
3	SU	SUP			SUS	C2 NGR										
4	AN				ANS	CP	TK									
5	OR				ORS											
6	XR				XRS		TMM									
7									ML	TL			MS	TS	MSR	
8									FL	MU			FS			
9									FO	CV	FFL		FOS		FFX	
A									DA	DA	DAK	ES		DAR		
B									DSR	DS	DSK			DSR		
C									LC	ECP			SC			
D									CW	CWP			CC			
E									RTN		RTN A15	OF	EX	O	15R1	
F									MLK	C1			C15			

EXECUTION MODE

2.53 DATA HANDLING LOGIC

The Data Handling Logic (Figure 2-4) comprises the arithmetic logic unit (ALU), data and address storage and handling registers, and the logic for the data path. The basic components of the Data Handling Logic are :

ALU -- Arithmetic Unit	2.59	2-8	GG
M -- CPU Working Register (multi-in) : load C ; load Q.	2.64	2-8	GG
D Selector : ALU direct ; ALU exchange character ; ALU shift right ; BIO.	2.61	2-8	HH
L -- Data Register (multi-in) : Load D direct ; load D shift left. (operation result; output buffer)	2.63	2-8	HH
C Selector : D0-15 or 8-15; BIO0-15 or 8-15; INTAD 0-5; ASRO-7.	2.65	2-8	JJ
Q -- Shift Register : load; shift right; shift left.	2.67	2-8	JJ
S -- Address Register/Counter	2.71	2-8	KK
A - Bus Selection	2.72	2-8	LL
IPL -- Initial Program Loader	2.76	2-8	LL
P -- Program Register/Counter	2.77	2-8	LL
A0-A15 -- Scratchpad	2.79	2-8	MM
PSW - Program Status Word	2.84		
PLR -- Priority Level Register	2.85	2-8	NN
CR -- Condition Register	2.86	2-8	NN
GF -- General Flip-Flops	2.89	2-8	PP

The Data Handling Logic performs parallel processing of 16-bit words. Double-length operations are provided for processing of 31-bit words. Two 16-bit data paths loop through the arithmetic unit (ALU) : one loop for operand A and one loop for operand B.

2.54 Operand A is supplied by the A-Bus. A-Bus control logic selects which of the sources on the A-Bus is to be used as the operand. The various sources are connected by open-collector gates so only the selected inputs activate the bus. Operand A includes the scratchpad A0-A15, program counter P, program-status word PSW, initial program loader IPL, constant selector, and control-panel selector which supplies control-panel commands and system commands. Operand B is supplied by CPU working register M, shift register Q, and data selector C. The Q register is used as a shift register in double-length operations and as an auxiliary operand accumulator.

2.55 Data Path

Figure 2-4 shows the data path for instruction fetch operations (heavy dashed line) and instruction execution operations (heavy solid line). The fetch operation loads the instruction word into the instruction register K, and the eight least significant bits, via C, into the Q and M registers. The execution operation processes both operands through the ALU and outputs the result via D to the L register. Actual processing of data may be done by registers other than the ALU : the D selector and L and Q registers can perform shift operations in the data-path loop. With D selector at BIO direct, there is a direct loop from L, via BIO and D, to L. Scratchpad read, rewritten as same clock : path with D (exch. char.; shift right) and L (shift left).

2.56 A,D,L Command

The A,D,L command logic (Figure 2-8FF) controls the arithmetic operations by providing simultaneous command signals to the ALU, the D-selector, and the multiple-input L register. Thirty-two 8-bit command codes are stored in the ADL read-only memory (ROM). The command codes are selected by microinstruction bits μ ADL0-4 and some internal flags : Q15, Q16, FSIG, and M00N.

2.57 The first three address bits (μ ADL0-2) are used for direct ROM addressing (inputs E,D,C); they also control a dual 4-input multiplexer (type 9309) which selects the last two address bits (inputs B,A) of the ROM. ROM inputs B and A may be the last two microinstruction bits (μ ADL3-4, inverted)




Figure 2-4 Data Handling Logic

or the flag bits Q15, Q16, FSIG, M00N, as follows :

Multiplexer Select Input		Multiplexer Output to ADL Command ROM	
μ ADL: 0, 1, 2	RALUA: 1N, 2N	RADL3	RADL4
0 0 0	1 1	μ ADL3N	μ ADL4N
0 0 1	1 1	μ ADL3N	μ ADL4N
0 1 0	1 1	μ ADL3N	μ ADL4N
0 1 1	1 1	μ ADL3N	μ ADL4N
1 0 0	1 1	μ ADL3N	μ ADL4N
1 0 1	1 0	Q15	Q16
1 1 0	0 1	μ ADL3N	FSIGN
1 1 1	0 0	μ ADL3N	DIVFLAGN

$$\text{DIVFLAG} = \text{FSIGN} \oplus \text{M00N}$$

Table 2-8 shows the complete microinstruction/flag control of the ADL ROM, the ROM contents, and the output functions.

2.58 The ADL-ROM outputs ALUS0N-3N are used as the ALU selection inputs S0-4 (Figure 2-8 GG). The ALUCO16 signal is sent to the ALU and the ALU look-ahead-carry unit as a carry control signal. The microinstruction bit μ ADL4 is also sent directly to the ALU CE input to select logic functions (CE-high) or arithmetic functions(CE-low). The ADL-ROM outputs DS0-1 (combined with microinstruction field bit GMULTI) are the control signals for the four-input D selector (Figure 2-8 HH). The D00DN signal that is generated as an auxiliary part of the ADL command logic is used as one input to the D selector, bit 0; this logic is described with the D selector. The ADL-ROM output LSEL is sent to the L register (Figure 2-8HH) to select direct load (LSEL-low) or shift left (LSEL-high).

Table 2-8 ADL Command ROM

MUADL 0 1 2 3 4	FLAGS	ADDRESS	ALUS0N ALUS1N ALUS2N ALUS3N ALUCO16 DS0N DS1N LSEL	MNEMO	FUNCTION
0 0 0 1 1		0 0	0 0 0 0 0 1 1 0	ALUA	Operand A
0 0 1 0 0		0 1	0 0 1 0 0 1 1 0	AOB	Logical OR of A and B
0 0 0 1 0		0 2	1 0 1 0 0 1 1 0	ALUB	Operand B
0 0 0 0 0		0 3	1 0 0 1 1 1 1 0	AMB	Arithmetic Subtract A minus B
0 0 1 1 1		0 4	0 1 1 0 0 1 1 0	AXB	Logical XOR of A and B
0 0 1 1 0		0 5	0 1 1 0 0 1 1 0	APB	Arithmetic Addition A plus B
0 0 1 0 1		0 6	0 1 0 1 0 1 1 0	BINV	Operand B Inverted
0 0 1 0 0		0 7	0 1 1 0 1 1 1 0	APLB1	Arithmetic Addition with Carry A plus B plus 1
0 1 0 1 1		0 8	0 0 0 0 0 0 1 0	ACR	Operand A characters crossed on Selector D
0 1 0 1 0		0 9	0 0 1 1 1 1 1 0	ZERO	ALU output is zero
0 1 0 0 1		0 A	1 0 1 0 0 0 1 0	BCR	Operand B characters crossed on Selector D
0 1 0 0 0		0 B	0 1 1 1 1 1 1 0	AANDB	Logical AND of A and B
0 1 1 1 1		0 C	0 0 0 0 0 1 0 0	ASHR	Operand A shifted right one position
0 1 1 1 0		0 D	0 0 0 0 0 0 0 0	DBIO	BIO Receivers selected on D
0 1 1 0 1		0 E	1 0 1 0 0 1 0 0	BSHR	Operand B shifted right one position
-----		0 F	1 1 1 1 1 1 1 1	-	Not used
-----		1 0	1 1 1 1 1 1 1 1	-	Not used
1 0 0 1 0		1 1	1 1 1 0 0 0 1 1 0	TWOA	Operand A added to itself
1 0 0 0 1	Q15 Q16	1 2	0 0 0 0 0 1 1 1	ASHL	Operand A shifted left one position
1 0 0 0 0	Q15 Q16	1 3	1 1 0 0 0 1 1 1	FORA	Operand A four times (two in ALU and SAL)
1 0 1 0 0	0 0	1 4	0 0 0 0 0 1 0 0		Operand ASHR
1 0 1 0 0	0 1	1 5	0 1 1 0 0 1 0 0	MULTI	Operands A plus B and SHR
1 0 1 0 0	1 0	1 6	1 0 0 1 1 1 0 0		Operand A minus B and SHR
1 0 1 0 0	1 1	1 7	0 0 0 0 0 1 0 0		Operand ASHR

MUADL 0 1 2 3 4	FLAGS	ADDRESS	ALUS0 Z	ALUS1 Z	ALUS2 Z	ALUS3 CO16	ALUCO16	DS0 Z	DS1 Z	LSEL	MNEMO	FUNCTION
1 1 0 1 0	1	18	0 1 1 0 1 1 1 0								DADD	Arithmetic addition A plus B plus 1
1 1 0 1 0	FSIG 0	19	0 1 1 0 0 1 1 0									Arithmetic addition A plus B
1 1 0 0 0	1	1A	1 0 0 1 0 1 1 0								DSVB	Arithmetic subtract A minus B minus 1
1 1 0 0 0	0	1B	1 0 0 1 1 1 1 0									Arithmetic Subtract A minus B
1 1 1 1 0	1	1C	0 1 1 0 0 1 1 1								DIVSH	Addition and SHR 2 (A+B) + Q0
1 1 1 1 0	0	1D	1 0 0 1 1 1 1 1									Subtract and SHR 2 (A-B) + Q0
1 1 1 0 0	⊕ M00	1E	0 1 1 0 0 1 1 0								DIVALU	Addition A + B
1 1 1 0 0	FSIG 1	1F	1 0 0 1 1 1 1 0									Subtract A - B

2.59 ALU -- Arithmetic Unit

The arithmetic unit (Figure 2-8 GG) uses four 4-bit ALU chips (type 74181) to perform arithmetic and logic functions on two 16-bit operands. The ALU chips are controlled by microinstruction bit $\mu\text{ADL}4$ and the ADL-command logic (using bits $\mu\text{ADL}0-4$). Bit $\mu\text{ADL}4$ is applied to the CE input to select arithmetic (CE-low) or logic (CE-high) functions. All control bits are active high, while the data in and out (in this application) are active low. The ALU functions are shown in the following table. The control-signal logic, and the complete arithmetic unit functions combined with the D and L register operations, are discussed in the previous section (A, D, L Command) and shown in Table 2-8.

ALU Function Table												
$\mu\text{ADL}4$	ADL-Control ROM				Operation							
	ALUCO16	ALUSO	----3									
CE	CIN	S3	S2	S1	S0							
0	0	1	0	0	1	A plus B						
0	0	1	0	1	1	A or B						
0	0	1	1	0	0	A plus A						
0	1	0	0	0	1	A and B						
0	1	0	0	1	1	Zero						
0	1	0	1	1	0	A minus B						
1	-	0	1	0	1	B inverted						
1	-	1	0	0	1	$A \oplus B$						
1	-	1	0	1	0	B						
1	-	1	1	1	1	A						
1	-	1	0	0	1	$A \oplus B + 1$						

Control signals are all active high.

Functions are for active-low data in and out.

A carry-look-ahead unit (type 74182) is used in conjunction with the ALU chips to provide anticipated carry across all four ALU circuits.

2.60 The zero-ALU (0 ALUN) output is generated in subtract mode when both operands are equal ($A=B$). A zero-ALU, left-half (0 ALUL) output sets the stack overflow indicator (STOV). Since stack operations forbid a memory address equal-to or less-than 128 (100 hexadecimal), the left-most character of the address (bits 0-7) must have at least one bit set. When S is loaded from the ALU during a stack operation, the all-zero ALU output ($A=B$) indicator STOV is therefore gated by GFSTOV to set GF flip-flop PIF (Figure 2-8 PP).

2.61 D Selector

The D selector (Figure 2-8 HH) is used as a control element in the arithmetic loop. The four D-selector functions (ALU direct, exchange ALU characters left and right, ALU shifted right, and BIO direct) are selected by the ADL-command logic (Table 2-8). The ADL-command signals DS0, DS1 operate the D selector as follows :

S1	S0			
DS1,	0			
0	0 :	ALU 00-15N		ALU direct
0	1 :	ALU 08-15N	ALU 00-07N	Exchange ALU characters
	D00DN			
1	0 :	ALU 00-14N		ALU shift right
1	1 :	BIO 00-15AN		BIO direct
D	00	07	08	15 N

The D selector comprises eight type 9309 (dual 4-input multiplexer) circuits. These circuits provide both the true and complementary outputs of the active-low inputs. The inverted D-selector output (active-high) is sent to the L register, C selector, and P register/counter. The true output (active low) is sent to the S register/counter.

2.62 The ALU shift-right mode is used for shift-right and multiplication operations. The input bit D00DN used during this mode is provided by the ADL command logic (Figure 2-8 FF). Shift Right Arithmetic (SRA) and Shift Right Normalize (SRN) instructions use the ALU sign bit, ALU00. The Double Shift Right Circular (DRC) instruction uses Q15 for D00DN. Multiplication instructions set D00DN directly when negative overflow is detected (NOVF), or use the ALU sign bit ALU00 when positive overflow is not detected (POVF). The D00DN selection is shown in the following table.

GCRDSR.K9.ALU00	Shift Right, Arithmetic or Normalize (SRA, SRN)
GCRDSR.K08Q15	Double Shift Right Circular (DCR)
μ ADL0.NOVF	Multiply and negative overflow
μ ADL0.POVN.ALU00	Multiply and positive overflow

2.63 L -- Data Register

The L register (Figure 2-8 HH) is a 16-bit, multiple-input register comprised of four type 74298 chips. The L register is used for storing the data from the ALU (or BIO) to be output to the scratchpad (A0-15) or the GP bus. The input

data to the L register is provided by the D selector. The L register is in the operand-A loop between the ALU and the scratchpad. Since the L register is loaded by the leading-edge of BP, an operand can be read from and re-written into the scratchpad on the same clock cycle. The two inputs to the L register are D direct and D shifted left. These two operating modes for L are selected by the ADL command logic (Table 2-4) bit LSEL :

LSEL	Data Source	Function
0	D 00-15	D direct
1	D 01-15	Q00 D shifted left
L	00 —— 14	15

Bit Q00 is shifted into the least-significant position during a Division instruction when the new remainder is loaded.

The L register stores active-high data with no inversion between input and output.

2.64 M -- CPU Working Register

The M register (Figure 2-8 GG) is a 16-bit, multiple-input register comprised of four type 74298 chips. The M register is used as the CPU working register in the operand-B data path. Microinstruction control of the register uses bits μ MLOAD and μ MSEL to load the register and to select the C selector or Q shift register for inputs, as follows :

Enable Clock	Select C or Q	Mnemonic	Data Source
μ MLOAD	μ MSEL		
0	-	No Op	Off; previously stored data available at output.
1	0	MYC	C 00 15
1	1	MYQ	Q 00 15
			M 00 15

The M register stores active-low data with no inversion between input and output. The μ LOAD signal enables the CLMN input to the clock to store the selected data on the leading edge of BP.

2.65 C Selector

The C selector (Figure 2-8 JJ) uses two, quad 2-input multiplexers (type 8234) for the bit 0-7 selection, and four, dual 4-input multiplexers (type 9309) for the bit 8-15 selection. The result is a four-input multiplexer with two 16-bit sources and two 8-bit sources. Three microinstruction selection bits are used in such a manner that the two 16-bit sources (D and BIO) can be selected whole or as short constants (bits 8-15 only), or either of the 8-bit sources (INTAD and ASR) can be selected. The sources are selected by microinstruction bits $\mu C0$, $\mu C1$, and GCSLEN as follows:

$(\mu C0 + \bar{C}1)$ CLEFSO	$\mu C0$	$\mu C1$	GCSLEN	Mnemonic	Source	
00-07		08-15				
S0	S1	S0	S1			
1	0	0	1	CALU	D00	15
0	0	1	1	CBIO	BIO00	15
1	1	0	1	CLUR	D08	15
1	1	1	1	CIOR	BIO08	15
1	1	0	0	CLUR	INTAD0	5 0 0
1	1	1	0	CIOR	ASRO	7
1	0	0	0	(CALU)	D00	07
0	0	1	0	(CBIO)	BIO00	07
C00N		07N		08N	15N	

The last two possibilities are not used.

2.66 The C selector inverts all selected data from active high to active low. The 0's supplied for the not-used bit positions are therefore output as inactive highs. The C-selector outputs are sent to the Q and M registers in the operand-B data path. The six least-significant bits (C00N-05N) are also sent to the priority level register during an interrupt routine.

2.67 Q Shift Register

The Q register (Figure 2-8 JJ) uses four type 74194 circuits as a 16-bit, left/right shift register. Q may be parallel-loaded from the C selector, shifted right (with ALU15N as a serial input), or shifted left (with the selected bit, Q15DN, as a serial input). Loading and shifting is done on the leading-edge of clock pulse BP (BPQ) according to the function selected by microinstruction bits $\mu Q0$, $\mu Q1$ as follows :

$\mu Q0, Q1$	Mnemonic	Function
0 0	QI	Hold contents (No Op)
0 1	SLQ	Shift Left Q
1 0	SRQ	Shift Right Q
1 1	QYC	Parallel load Q from C

In the operand-B arithmetic loop, Q can be loaded from the M register, via ALU--D--C, and reloaded into the M register on the same BP clock pulse. No Q-register shifting may be performed on a single-clock-pulse loop since Q must be in the parallel-load mode.

2.68 The shift-right serial input, ALU15N, is used for double-length, shift-right operations. The shift-left serial input, Q15DN, is used for double-length left circular (DLC) shift and Divide instructions. Q15DN is derived from a 74151A circuit by the selection-inputs K008N, M00N, and ALU00N. For DLC shift instructions (K08N active low), the serial input is provided by microinstruction bit GCSELN if M00N is active; the serial input is a logic zero (high) if M00N is inactive (high). For Divide instructions (K08N high and RALUA1N ($\mu ADL 0.1 = 0$)), Q15DN is produced from the quotient bit ALU00 \oplus M00. See following diagram.

K 08N	M00N	N ALU00N		
S2	S1	S0	Q15DN =	
L	L	L	GCSELN	DLC
L	L	H		
L	H	L		
L	H	H		
H	L	L	(μADL0.1)	
H	L	H	H	
H	H	L	H	Divide
H	H	H	(μADL0.1)	

L = low = active

2.69 The two least-significant bits of Q are used to control the next-cycle operation of a Multiply execution. One bit position (Q16) of a fifth 74194 is used to save the previous contents of Q15 at the end of the Multiply cycle, while Q14 is shifted into Q15. Q00, Q15N, and Q16N are used by the ADL command logic (Figure 2-8 FF) for arithmetic operation control. The three other bit positions of the fifth 74194 are used in the Bus Controller logic (Figure 2-8 TT). This fifth 74194 is used in the Hold (GCRFNUN = 0) or Parallel-Load (GCRFNUN = 1) modes only.


2.70 Q-register bit Q00/Q00N is used for microinstruction addressing in the Flag mode (paragraph 2.28 and Figure 2-8 DD). Q00 is also used as a serial input to the L register during a left-shift L operation.

2.71 S -- Address Register/Counter

The S register/counter (Figure 2-8 KK) is a 16-bit synchronous up/down counter using four type 74S169 circuits. Fourteen bits of the S register/counter are used to store the memory word address, and increment or decrement the address in one-word steps. Loading or counting takes place on the leading edge of the BP pulse, according to the following control from microinstruction bits μS0 and μS1:

μS0, S1	Mnemonic	Function
0 0	SI	Inhibit counting or loading
0 1	SYD	Load S0-16N with D0-15N
1 0	SP2	S plus 2 (count down)
1 1	SM2	S minus 2 (count up)

Since S is loaded with negative (low-level active) data, the count-down mode increments the value of the contents and count-up decrements. The S register/counter is loaded from the D selector, as shown in the following diagram :



D00-14, representing the memory word address, is loaded into the least-significant position of S, while D15, representing the character address, is loaded into the most-significant position. S-register counting then affects a two-character address change (S plus 2, or S minus 2) for a single increment or decrement of the counter. The character indicator from the most-significant position in S is then switched back to the least-significant position on the memory address lines (MAD00-15). The S register/counter works with low-level data, and does not invert.

2.72 A-Bus Selection

The A-Bus selection logic determines which source is to be used as operand-A of the arithmetic operation. Control of the A-bus selection is by microinstruction bits μA0-4 (Table 2-9). The possible sources for operand-A on the A-bus are :

- Scratchpad A0-A15
- Initial program loader IPL
- Program counter P

- Program status word PSW
- Instruction field (R1 or R3)
- Constant 2_{10} (/002) or 16_{10} (/010)
- Control-panel/System
- A-bus equals zero

All operand-A sources onto the A-bus are via active-low, open-collector output circuits (8234 multiplexers, 6200 ROM, 7489 RAM, and one 7403 gate). All these circuits provide a high-level output to the bus when they are not selected. This high is then over-ridden by any active low signal from a selected source.

2.73 The scratchpad (Figure 2-8 MM) is selected directly by μA_0 to the chip-select inputs of the scratchpad logic. The specific scratchpad address (A_0 to A_{15}) is then selected by μA_2 -4 controlling the scratchpad-address logic. When the scratchpad is selected, μA_1 differentiates between reading and writing the selected address.

2.74 Any A-bus source except the scratchpad is selected by the A-bus control logic (Figure 2-8 LL). The inverted μA_0 input to the 1-of-10 decoder chip (type 9301) forces the decoder higher than the seven possible outputs that are connected; this effectively keeps this part of the A-bus selection switched off when the scratchpad is selected. If μA_0 is active (high), and μA_1 -3 are all low, the non-connected output-0 is decoded and no A-bus source is selected; operand-A is then equal to zero. The active-low outputs from the 9301 decoder select either the IPL (output-1) or one of the type 8234 multiplexers. These multiplexers have their A inputs selected by an active low to S1 only, or their B inputs selected by an active low to S0.

2.75 Double-Word Trap. If a Trap occurs during a double-word operation, (P) must be decremented an extra position. The DWIF flip-flop (Figure 2-8 LL) is set for all double-word instructions. If a Trap routine (Figure 1-12) is initiated, the first microinstruction (address /0FF) produces GAEXL which is gated by DWIF to set A-bus bit A00N. This increments the normal microinstruction address by one to select /12E rather than /12F.

Table 2-9 A-Bus Selection

Microinstruction $\mu A_0, A_1, A_2, A_3, A_4$	Control decoder (9301) output active	Mnemonic	Function
0 0 0 0 0		ARA0	Read scratchpad accumulator : A0
0 0 0 0 1		ARA1	A1
0 0 0 1 0		ARA2	A2
0 0 0 1 1		ARA15	A15
0 0 1 0 0		ARR1	R1 (Addressed by K5-7,8)
0 0 1 0 1		ARR2	R2 (Addressed by K11-14)
0 0 1 1 0		AR1215	(Addressed by K12-15)
0 0 1 1 1		ARCT	(Addressed by CT counter)
0 1 0 0 0		AWA0	Write scratchpad accumulator : A0
0 1 0 0 1		AWA1	A1
0 1 0 1 0		AWA2	A2
0 1 0 1 1		AWA15	A15
0 1 1 0 0		AWR1	R1 (Addressed by K5-7,8)
0 1 1 0 1		AWR2	R2 (Addressed by K11-14)
0 1 1 1 0		AW1215	(Addressed by K12-15)
0 1 1 1 1		AWCT	(Addressed by CT counter)
1 0 0 0 0	-	--	AZ
1 0 0 0 1	-	1	AIPL
1 0 1 0 0	-	2	AEP
1 0 1 1 1	-	3	APSW
1 1 0 0 0	-	4	AEN
1 1 0 0 1	1	5	ATWO
1 1 0 1 0	1	5	ATEN
1 1 1 0 0	-	6	APUP
1 1 1 1 1	-	7	ASYS

Table 2-10 List of Bootstrap Loaded in Memory

Step	P Reg.	Mem. Cont.	Instruct.
000			IDENT REBOOT
001			
002			
003			DISPLAY THE KEYS AS FOLLOWS:
004			
005			BITS MEANING
006			0=1 IPL LOADED FROM ASR, FORMAT 4*4
007			1=1 DISK, THEN
008			2=1 MOVING HEADS
009			2=0 FIXED HEADS
010			3=1 I/O BUS
011			3=0 MULTIPLEX
012			4 to 7 BOU LINE (4 RIGHTMOST BITS)
013			8=1 MULTI DEVICE CONTROLLER
014			8=0 SINGLE DEVICE CONTROLLER
015			9=1 CDD DISK
016			10 to 15 DEVICE ADDRESS
017			
018			
019			
020			
021			
022			REBOOT LOADS ONE RECORD ONTO LOCATION /80 THEN START AT /84
023			THE RECORD IS THE SECTOR # 1 IF DISK, OR 254 CHARACTERS OF THE
024			INPUT DEVICE, LEADING NULL CHARACTERS IGNORED
025			
026			
027			
028			
029			
030			
031			
032			
033			
034			
035			
036			
037			
038			
039			
040			
041			
042			
043			
044			
045			
046			
047			
048			
049			
050			
051			
052			
053			
054			
055			
056			
057			
058			
059			
060			
061	0000	0200	EJECT ADRG 0
062	0002	0300	
063	0004	0400	
064			INITIALIZE REGISTERS
065	0006	861E	LDR A6,A15
066	0008	263F	ANK A6,/3F
067	000A	9629	ADRS A6,A2
068	000C	962D	ADRS A6,A3
069	000E	9641	AUS A6,HIO
070	0010	0000	
071	0012	871E	LDR A7,A15
072	0014	3FC8	SLC A7,8
073	0016	5600	RF(6) INIT20
074	0018	260F	ANK A6,/F
075			INIT20 *
076	001A	9631	EQU A6,A4
077	001C	3E41	SLL A6,1
078	001E	9641	ADS A6,WER1
079	0020	0000	
	0022	9641	ADS A6,WER2
	0024	0000	

2.76 IPL -- Bootstrap

The IPL circuit is a 64-word hardware bootstrap stored in a type 6200 Read Only Memory (ROM) of 256 four-bit words. The ROM contents are regrouped into 16-bit words when they are loaded into main memory by the IPL-microprogram routine (Figures 1-9, 1-10). The IPL/Bootstrap logic (Figure 2-8 LL) is addressed by the P-register/counter (bits P07-14) and is accessed through the A-bus. The A-bus-selection command code is $\mu A0,1,2,3 = 1001$ for the read-IPL routine. Table 2-10 is a listing of a bootstrap after being loaded into memory 00-63. Use of the bootstrap for initial program loading is discussed in Section III. Other bootstrap ROMs may be provided with different CPUs.

2.77 P -- Program Register/Counter

The P register/counter (Figure 2-8 LL) is a 16-bit synchronous up/down counter using four type 74S169 circuits. The fourteen least-significant positions of P are loaded from the D selector with the 14-bit word address of the program. The P register is also used as an internal counter : in this case, the most-significant bit (which isn't loaded from D) is sent to the flag-selection logic as PM1 (P minus 1). PM1 is used by microinstruction Addressing, Flag mode (paragraph 2.26) to indicate the end of a multiple word instruction.

2.78 Loading or counting of P takes place on the leading edge of the BP pulse (BPP) according to the following control from microinstruction bits $\mu P0$ and $\mu P1$:

$\mu P0, P1$	Mnemonic	Function
0 0	PI	Inhibit counting or loading
0 1	PYD	Load P0-14 with D0-14
1 0	PM2	P minus 2 (count down)
1 1	PP2	P plus 2 (count up)

The program word-address in P is accessed through the A-bus. The A-bus selection code $\mu A0, A1, A2, A3 = 1010$ for read-P. The eight least-significant address bits (P07-14) are also applied directly to the addressing inputs of the IPL ROM, for use when the IPL is selected.

Step	P Reg.	Mem. Cont.	Instruct.	
080				
081	0026	811C	*	LDR A1,A7
082	0028	0550	*	LDK A5,80
083				MULTIPLEX DOUBLEWORD: LOAD 80 CHAR INTO LOCATION /80
084	002A	0680	*	LDK A6,/80
085				CHECK IF DISK
086	002C	3FE7	SRC	A7,7
087	002E	5600	RF(6)	NODISK
088				NO FIXED HEADS ?
089	0030	3FC1	SLC	A7,1
090	0032	5600	RF(6)	NOSEEK
091	0034	0103	LDK	A1,3
092	0036	41C0	CIO	A1,1,0
093				CIO SEEK ZERO
094	0038	811E	LDR	A1,A15
095	003A	3966	SRL	A1,6
096	003C	213C	ANK	A1,/3C
097	003E	8520	LDKL	A5,/80CD
098	0040	80CD		1ST WORD OF MULTIPLEX FOR DISK DEVICE
099			NODISK	EQU *
100				EXECUTE WER, WHATEVER THE CHANNEL IS
101	0042	7500	WER1	EQU *
102			WER2	EQU *
103	0044	7601	WER	A5,0
104	0046	F031	EXR*	A4
105	0048	F02D	EXR*	A3
106	004A	5C06	RB(4)	* -4
107	004C	B71E	LDR	A7,A15
108	004E	3F43	SLL	A7,3
109	0050	5600	RF(6)	SST
110				MULTIPLEX
111				IO BUS
112				
113	0052	B194	LDR	A9,A5
114			INR	EQU *
115	0054	4F00	INR	A7,0,0
116	0056	5C04	RB(4)	* -2
117	0058	E994	CWR	A9,A5
118	005A	5400	RF(4)	INR10
119	005C	27FF	ANK	A7,/FF
120	005E	9B0C	RB(0)	INR
121				CHECK IF NULL
122				YES, IGNORE
123				NO, CHECK IF 4 * 4
124	0060	879E	INR10	EQU *
125	0062	5600	LDR	A15,A15
126	0064	3F44	RF(6)	STORE
127	0066	809C	SLL	A7,4
128	0068	F029	LDR	A8,A7
129	006A	5C04	EXR*	A2
130	006C	270F	RB(4)	* -2
131	006E	9702	ANK	A7,/F
132			ADR	A7,AB
133	0070	E739	SCR	A7,A6
134	0072	1601	ADK	A6,1
135	0074	ID01	SUK	A5,1
136	0076	5924	RB(1)	INR
137				COUNT DONE ?
138				NO
139	0078	41B0	HIO	CIO A1,0,0
140				YES
141			STATUS	EQU *
142	007A	4FC0	SST	SST A7,0
143	007C	5C04	RB(4)	* -2
144	007E	0FB4	AB	/84
145				
146				
147			END	BOOT
148				

SYMBOL TABLE

BOOT	0000	A	INR	0054	A	CIO	0036	A	SST	007A	A
HIO	0078	A	INIT20	001A	A	WER1	0042	A	WER2	0044	A
NODISK	0042	A	NOSEEK	0038	A	INR10	0060	A	STORE	0070	A
STATUS	007A	A									

ASS.ERR. 00000
.EOF

2.79 A0-A15 -- Scratchpad

These sixteen 16-bit accumulators comprise 15 working registers (A0-A14) and the stack pointer (A15). The working registers are used as an operand for some instructions. Fifteen registers (A1-A15) are program addressable. The scratchpad (Figure 2-8 MM) is controlled by the A-bus selection commands, μ A0-4. The complete command code for scratchpad addressing and function is given in Table 2-9. For the write-scratchpad modes, the contents of the L register (L00-15) are loaded in the selected address (A0-A15). For read-scratchpad modes, the inverted contents of the selected address are gated onto the A-bus.

2.80 The 16-word scratchpad comprises four 64-bit read/write memory chips, type 7489. These circuits provide data inversion (active high input, low output) and open-collector outputs with a high-level off-state when μ A0 to the chip-select input is 1 (scratchpad not selected). The scratchpad write-enable input, WSPN, from the start logic (Figure 2-8 RR), is active from the center of clock time T6 to T7, if μ A0,A1 = 01.

2.81 The four-bit scratchpad address (SPA0-3) is selected through four type 74151A eight-input multiplexers. The first four sets of inputs are wired to +5 or 0 volts to obtain the direct address code of A0, A1, A2, or A15. The inputs 4, 5, or 6 select different fields of the instruction word to address the scratchpad : the R1/R3 field is provided by buffered K05-08/K05-07 (K08 is given via K0008BUFN if K00 = 1, indicating format-1 instruction); the R2 field is provided by K11-14N; the K12-15 field gives the number of shifts (in complement form). The seventh input selects the CT counter for addressing successive scratchpad registers.

2.82 The five-bit CT counter (Figure 2-8 MM) is used to count repeat cycles for the sequensor control, or (for P857) to address sequential scratchpad registers during Multiple Load or Store instructions. The counter comprises a type 74161 BCD counter for the four least-significant bits (CT0). A buffer at the output of the counter maintains the scratchpad address while the counter is being incremented. The buffer copies CT at the trailing edge of each AP pulse.

Counter operation is controlled by microinstruction bit μ CT and general-field bit GCTLDN, as follows :

μ CT (H=1)	GCTLDN (L=1)	Function
0	0	No change
0	1	Load CT1-4 from SPA0-3; CT0 from K11
1	0	Count CT at each T3N

The counter is preset to 16 ($CT0-4 = 10000$) by KRYN during each instruction Fetch cycle. Other initial counts less than 16 may be loaded into CT1-4 via the scratchpad address selector.

2.83 The number of shifts to be performed are loaded in complement form from the K12-15 field and effectively decremented by the counter operation. The counter is loaded with (R2) for the Double Arithmetic instructions in T1D addressing mode, enabling the least-significant operand word to be processed first. For DAR and DSR instructions in T1D addressing mode, $(R2) + 1$ addressing is obtained by the CT counter providing the least-significant address bits to the scratchpad. Multiply and Divide instructions count from the preset count of 16. The CTEND signal is generated when the count reaches 31 ($CT0-4 = 11111$). CTEND is used by the Sequensor to end the repeat cycles.


2.84 PSW -- Program Status Word

The PSW is a 16-bit status word comprising the priority level register (PLR), condition register (CR), and general flip-flops (GF). The complete PSW is saved in the stack, via the A-bus, during the following :

- Interrupt routine
- Trap routine
- Page Fault
- Call Function (CFR)
- Halt (HLT)
- Inhibit Interrupt (INH)
- Reset Internal Interrupt (RIT)
- Enable Interrupt (ENB)
- Link to Monitor (LKM)
- Set Mode (SMD)

During a Return (OPC14) instruction, System Mode (A15), the PLR, the CR, and

the ENB and FU-bits of GF are restored from the stack to the PSW; the other bits of GF are not changed by the Return. During a Return instruction, User Mode (A15), only CR is restored from the stack.



RESTORED FROM STACK AFTER:	
RTN (A15)	RTN (A15)
PLR	PLR
CR	
ENB	(ENB unchanged)
FU	

2.85 PLR -- Priority Level Register

The PLR (Figure 2-8 NN) is a 6-bit register that stores the priority level code of the running program for the Interrupt logic. This register, comprising two type 74175 circuits, is preset to priority level 63 by the system master-clear signal MCLN. The register output, PLR0-5, is used by the Interrupt logic (paragraph 2.97) for comparison with Interrupt Requests. If an Interrupt Request is accepted, the Interrupt Routine is initiated : the contents of the PLR are saved in the stack with the rest of the program status word, and the PLR is loaded with the new program's interrupt level by INTAD0-5 via the C selector.

2.86 CR -- Condition Register

The 2-bit condition register (Figure 2-8 NN) indicates the result of various CPU operations. The condition register flip-flops are updated at each BP clock time (BPQ). The CR input conditions (Table 2-11) are selected by a pair of type 74175A 8-input multiplexers, with the selection controlled by microinstruction bits μ CR0-2.

Table 2-11. CR Input Conditions

CR INPUT SELECTION

Selection μCRO,1,2	Mnemonic	Input to CR		Function
		CRO	CR1	
0 0 0	CRNC	CRO	CRI	No change
0 0 1	CRRTN	BIO06R	BIO07R	CR load during Return
0 1 0	CRIO	Timeout	ACBN	Programmed channel loading
0 1 1	CRFLO	FLOCRO	FLOCRI	Floating Point loading
1 0 0	CRLOG	ROMCR1	ROMCR5	Logic operation loading
1 0 1	CRADD	ROMCR2	ROMCR6	Addition operation loading
1 1 0	CRSUB	ROMCR3	ROMCR7	Subtraction operation loading
1 1 1	CRCMP	ROMCR4	ROMCR8	Compare operation loading

CR INPUT ROM CODE

ROM Addressing	ROM Output to CR Input Selector				
	LOGIC	ADD	SUB	COMP	
	CR1,5	CR2,6	CR3,7	CR4,8	
0 0 0 0 0 0	1 0	1 0	1 0	1 0	
0 0 0 0 0 1	1 0	1 0	1 0	1 0	
0 0 0 0 1 0	1 0	1 0	1 1	0 1	
0 0 0 0 1 1	1 0	1 1	1 0	1 0	
0 0 0 1 0 0	0 1	1 1	0 1	0 1	
0 0 0 1 0 1	0 1	0 1	1 1	1 0	
0 0 0 1 1 0	0 1	0 1	0 1	0 1	
0 0 0 1 1 1	0 1	0 1	0 1	0 1	
0 1 0 0 0 0	1 0	1 0	1 0	1 0	
0 1 0 0 0 1	1 0	1 0	1 0	1 0	
0 1 0 0 1 0	1 0	1 0	1 1	0 1	
0 1 0 0 1 1	1 0	1 1	1 0	1 0	
0 1 1 0 0 0	0 1	1 1	0 1	0 1	
0 1 1 0 0 1	0 1	0 1	1 1	1 0	
0 1 1 0 1 0	0 1	0 1	0 1	0 1	
0 1 1 0 1 1	0 1	0 1	0 1	0 1	
1 0 0 0 0 0	1 1	1 1	1 1	1 1	
1 0 0 0 0 1	1 1	1 1	1 1	1 1	
1 0 0 0 1 0	1 1	1 1	1 1	1 1	
1 0 0 0 1 1	1 1	1 1	1 1	1 1	
1 0 1 0 0 0	0 1	1 1	0 1	0 1	
1 0 1 0 0 1	0 1	0 1	1 1	1 0	
1 0 1 0 1 0	0 1	0 1	0 1	0 1	
1 0 1 0 1 1	0 1	0 1	0 1	0 1	

not used

ROM Adressing	ROM Output to CR Input Selector				
	LOGIC	ADD	SUB	COMP	
	CR1,5	CR2,6	CR3,7	CR4,8	
0 ALUL	1	1	0	0	0
0 ALUR	1	1	0	0	1
0 ALU00N	1	1	0	1	0
0 M00N	1	1	0	1	1
1 : OVF + Enable input	1	1	1	0	0
1 : OVF + Enable input	1	1	1	0	1
1 : OVF + Enable input	1	1	1	1	0
1 : OVF + Enable input	1	1	1	1	1
1 : OVF + Enable input	0	0	1	1	0
1 : OVF + Enable input	0	0	0	1	1
1 : OVF + Enable input	0	0	0	1	0
1 : OVF + Enable input	0	0	0	0	0
1 : OVF + Enable input	-	-	-	-	-
1 : OVF + Enable input	1	1	1	1	1

not used

Input 0 copies the previous CR contents (no change). Inputs 1-3 select conditions for Return, programmed channel loading, and Floating Point loading.

2.87 Inputs 4-7 are selected for arithmetic operations, and the input conditions are provided by a type-7488A read only memory (ROM). One specific pair of the eight ROM output bits is selected for the type of arithmetic operation being performed (logic, addition, subtraction, or compare). The 2-bit condition codes are selected from one of 32 ROM addresses by : the sign bit of the two ALU operands, A00N and M00N; the sign of the result, ALU00N; and the zero contents of the result for both left and right characters, 0ALUL and 0ALUR.

2.88 An overflow condition, set into the OVF flip-flop, sets CR to 3 (11_2) by switching off the enable input to the ROM to produce an all-Ones output. The overflow condition is tested by two series-connected multiplexers (the 8-input 75141 and the quad 2-input 74157), as follows :

74157		74151			Function	
Input	Select A00	In	K01	Select ALU00	A01	
(+5V) 1 μMLOAD	0 (I1) 1 (I0)	{ 0 2	0 0	1 0	1 1	overflow OK
μMLOAD (+5V) 1	0 (I1) 1 (I0)	{ 1 3	0 0	1 0	0 0	OK overflow
GCRDSRN OVFMUN	0 (I1) 1 (I0)	{ 4 5	1 1	1 1	1 0	overflow OK
(+5V) 1 GCRDSRN	0 (I1) 1 (I0)	{ 6 7	1 1	0 0	1 0	OK overflow

OVFMUN = GMULTI.ALUS0.M00

The OVF signal fed back to the input-selection enable, prevents changing the overflow condition once an overflow has been set. The overflow flip-flop must be reset by command bit GCRVZ0N. The K01 input is 0 for Op-codes less than 8 to select shift instructions, or 1 for Op-codes of 8 or higher to select Multiply, Divide, or Double instructions. The shift instructions set overflow (via 74151A inputs 0, 3) on the test A01N ⊕ A00N to indicate a changing sign bit. The Divide instructions, specified by command bit GCRDSRN, set overflow (via 74151A inputs 4,7) on the test ALU00N ⊕ A00, indicating that the quotient is greater than one word.

2.89 GF -- General Flip-Flops

These seven general control flip-flops (Figure 2-8 PP), which can be program controlled, are part of the program status word (PSW). All GF bits are stored in the stack along with the rest of the PSW, but only the FU (User Mode) is restored from the stack by the Return instruction.

GF	PSW Bit	Function	Loaded at CLG (set or reset)	Set by	Reset by
RUNF	8	Main CPU status pointer	L08	STARTF.T1	GFRZ0 +(PREQ, RUN.T1)+(FTDEL, RUN)+RSLF
ENBF	9	Enable interrupts	L09	GFENBN, MCLN	GFSYSN
CPF	10	Operator's Interrupt	L10	(CPINT+V24INT).T1	MCLN
PFF	11	Power Failure Interrupt	M11 resets	PWF.F	PWF.RSLF. UNLOCK
RTCF	12	Real Time Clock Interrupt	L12	RTCFZ1N from C. Panel	MCLN
PIF	13	Op-Code (Program) Interrupt	L13	GSTOV, STOV from ALU	MCLN
FU	15	User Mode (0=System Mode)	CLPLR.C15	L15.CLG	GFSYSN+MCLN

Program control of the GF bits is by the A-bus command signal AEPSWN (at clock time T8). AEPSWN selects the program status word (with GF) to the A-bus and gates the L-register data back into the GF. The AEPSWN.T8 control signal CLG gates L08-10, 12, 13, 15 to the respective GF bits. GF bit 11 (PFF) is reset at that time if M11 = 0. Bit 11 uses the M-register rather than the L-register because of the required polarity. In addition to the program control of the GF bits, asynchronous set and reset inputs are provided to each flip-flop.


2.90 RUNF. This is the primary machine-state pointer (refer to Figure 1-8). The RUNF flip-flop is set at time T1 by the Start Command from the control panel. The RUNF flip-flop can be reset by any one of four ways :

- command bit GFRZ0;
- a Preset Address Compare from the control panel, at time T1;
- control-panel command Not Run, enabled by the buffered FETCH signal, FTDEL;
- RSLF which is set during the power-off sequence.

2.91 ENBF. This Enable-Interrupt flip-flop is set (with GFENBN) by the Enable Interrupt (ENB) instruction and reset (with GFSYSN) by the Inhibit Interrupt (INH) instruction. ENBF is also set or reset (with GFENBN) by the Return instruction when R2 = 15, and in function with ENB of the restored PSW.

2.92 CPF. This Operator's Interrupt can be set either by the INT switch on the control panel or by the interrupt signal BRGFN generated by the V24/Serial control unit. CPF is reset either by an RIT instruction with bit 0 = 0 (L10 = 0 during the CLG clock) or by the MCLN signal.

2.93 PFF. The Power Failure Interrupt flip-flop is set at the start of a power failure by the leading edge of the PWFN signal from the power supply; PFF is then reset during the power-off sequence if the key switch is set to any unlock position (OFF, ON, ONRTC). The Power Failure Interrupt flip-flop is set during the power-on sequence if the key switch is set to LOCK. PFF is reset by an RIT instruction with bit 11 = 0 (M11 = 0 during the CLG clock).



2.94 RTCF. The Real Time Clock Interrupt flip-flop is set by the RTCFZIN signal from the control panel. RTCFZIN is a one-microsecond signal generated once every 20ms by the power supply, and set via the control-panel key switch ONRTC or LOCK positions. The RTCF flip-flop is reset by an RIT instruction with bit 12 = 0 (L12 = 0 during the CLG clock) or by the MCLN signal.

2.95 PIF. The Operation-Code (Program) Interrupt flip-flop is set by a stack overflow condition or by the Link to Monitor (LKM) instruction to switch from User Mode to System Mode. Stack overflow (STOV from the arithmetic unit) sets PIF during memory stack operations (command bit GFSTOV) when the stack pointer decrements to less than 128_{10} . The LKM instruction sets PIF via the load input, with L13 = 1. The PIF flip-flop is reset by an RIT instruction with bit 13 = 0 (L13 = 0 during the CLG clock) or by the MCLN signal.

2.96 FU. The User Mode flip-flop is set during the Return A15 instruction if the previously-interrupted program was in User Mode (CLPLR.C15); the CLPLR signal loads the priority level register from the C-selector during the Return instruction, and C15 indicates the state of FU during the previous interrupt. The User Mode flip-flop is also set by the Set Mode (SMD) instruction (L15 = 1 during the CLG clock). FU is reset, to System Mode, by the Inhibit Interrupt (INH) instruction (with GFSYSN) or by the MCLN signal.

2.97 INTERRUPT LOGIC

The Interrupt logic (Figure 2-4 and 2-8 SS) generates the Scan External Interrupt signal (SCEIN), tests for internal and external interrupt requests, and initiates the Interrupt routine when a request is received of a higher priority than the running program. Refer to paragraph 1.16 for a description of the complete interrupt system. The Enable Interrupt control flip-flop, ENBF, is located with the general flip-flops (GF), along with the four dedicated internal interrupts : CPINTF, PFF, RTCF, and PIF.


2.98 Internal Interrupts

Eight internal interrupt request lines (I500-07N) are provided which have the highest system priority. At clock-time AP, all internal interrupt requests are

clocked into the two 74175 registers and are then available at the priority encoder 74148. If there are any internal interrupt requests waiting at the priority encoder, the low GS output switches the 74158 multiplexer to select the internal interrupts, and the high EO output (IECE) forces INTAD0,1 low (inactive). The highest-priority interrupt request is indicated by a 3-bit code at the 74148 A-outputs. The interrupt request code is switched through the 74158 multiplexer to the INTAD0-5 lines. The IECGSN signal is sent to the Start logic (Figure 2-8 RR) to enable setting the automatic restart flip-flop during the power-on/power-off sequences.

2.99 External Interrupts

A Scan External Interrupt (SCEIN) signal is generated during the status test at the end of each instruction, or during the Move instruction, if more than two microseconds have passed since the start of the previous scan. In order to validate the interrupt at the end of certain instructions, the microprogram does a 2.070 μ sec wait before ending those instructions. (See Figure 1-13, Wait.)



The microinstruction control bits (Figure 2-8 SS) are NAETAN (μ SNA0.1) for status test, and GMOVE for the Move instruction. Either of these inputs puts a high on the D input of the FETAT flip-flop, if there is no pending Interrupt Request (Not IR). At time T3, FETAT is set and the FETATN output triggers the SCEIT single-shot. SCEIT is inverted to provide the 2 μ sec SCEIN signal to the GP bus.

2.100 The BIECINH flip-flop is triggered by T5 90ns after SCEIT is started. The low BIECINHN output is fed back to the OR'ed input of the single-shot to prevent SCEIT from being re-triggered. On the first T5 pulse after




Figure 2-5 Interrupt System

the completion of the 2 μ sec SCEIT signal, BIECINH is reset, and the SCEIT single-shot is prepared for the next microinstruction-controlled start of a scan signal. The high BIECINH output applied to the most-significant input of the comparator inhibits comparison for 2 μ sec to wait for stabilization of the BIEC lines (propagation time plus selection of the highest priority level). IR could be sent between T3 and T5, but is never used during status test.

2.101 At the receipt of SCEIN, any CU with a pending interrupt request examines the BIEC lines. If there is no higher priority request, the CU's priority encoder puts the interrupt code on the BIECO-5 lines. The BIEC code received at the Interrupt logic is switched through the 74158 multiplexer to the INTAD0-5 lines if there is no internal interrupt request.

2.102 Compare Interrupts

The highest-priority interrupt request (internal or external) is available at the INTAD0-5 lines. If the Enable Interrupt flip-flop ENBF is set and the BIECINH delay is completed, the INTAD lines are compared with the priority of the running program (stored in the priority level register PLR). BIECINH and ENBFN to the two most-significant inputs of the comparator must both be low to enable comparison. (The comparator inputs A3/B3 must compare equal before the A2/B2 inputs are tested, etc.; all four A and B inputs must compare before the cascade inputs from the lower-priority comparator are tested.) If the interrupt request on the INTAD lines is of higher priority (lower number) than the current PLR, the A<B output is activated to generate Interrupt Request signal IR.

2.103 The IR signal is sent to the Microprogram Control logic to initiate the Interrupt routine (Figure 2-5). The interrupt address on the INTAD0-5 lines is switched through the C and D selectors during the Interrupt routine to form part of the address in the S register and to reload the PLR with the new priority level.

2.104 SEQUENSOR (CPU CLOCK)

The Sequensor (Figure 2-8 EE) uses a crystal-controlled oscillator to drive twelve shift-register cells which provide the CPU timing signals :

- AP, T1, T2, T3, T4, T5, T6,
- BP, T7, T8, T9, T10.

The basic CPU clock signals are AP and BP. AP represents the beginning of a functional cycle (or microprogram) and is used to load the microinstruction address and read the microinstruction from the ROM control store; CPU logic controls and data paths are established by the command bits of the microinstruction. At each BP pulse time, the CPU logic executes the microprogram, according to the conditions established at AP time, and loads the results into the appropriate CPU registers.

2.105 Operating Modes and Cycles

The Sequensor operated in four different modes (Figure 2-6) controlled by microinstruction bits μ SEQ0,1. Within the basic modes, the Sequensor operates in one of six cycles. Five of the operating cycles begin with the AP pulse; the sixth (Repeat cycle) begins and ends with the BP pulse, skipping AP. For internal CPU operations (LOGIC and REPEAT modes), the cycle lengths are controlled by controlling the generation of AP to begin the next cycle (pulses T7-T10 are inserted or deleted after BP as required). For all GP-bus cycles (SEQ BUS and SEQ BIO modes) and Floating Point execution, the cycle lengths are controlled by controlling the generation of T6 just before BP (pulse T5 may be repeated as a waiting loop until a synchronizing reply triggers T6).

2.106 Internal CPU Operations (AP Generation)

Four fixed-length Sequensor cycles are provided for the internal operations LOGIC mode :

- Logic cycle (360ns)
- Scratchpad cycle (405ns)
- Flag cycle (450ns)
- Fetch cycle (540ns)

mu SEQ 0,1	Mnemonic	Function
0 0	LOGIC	Internal CPU Operations
0 1	REPEAT	Short Execution Cycle
1 0	SEQBUS	GP-Bus Cycles
1 1	SEQBIO	I/O Cycles with Bus not released





Figure 2-6 Sequensor Operating Cycles

All these cycles begin with AP and count directly through T1, T2, T3, T4, T5, T6, and BP. The time between BP and the end of the next cycle (next AP) is then controlled to provide the required execution time for the operation and to define all Next-Address data. The control is provided by a type 74151A multiplexer (APDN) which selects which clock pulse is to generate AP, as follows :

APDN Generation					
GFETCH	NAFLAG	WSPRL	T1	Input	Function
S2	S1	S0	AP	0 0 0	T8
				0 0 1	T8
				0 1 0	BP
				0 1 1	T7
				1 0 0	T10
				1 0 1	T10
				1 1 0	T10
				1 1 1	T10

2.107 Logic Cycle. This cycle is used for register-to-register operations, with the result stored into a register other than the scratchpad. Input 13 of the APDN multiplexer is selected so that the AP pulse to begin the next cycle follows the BP pulse.

2.108 Scratchpad Cycle. This cycle is used for register-to-register operations with the result stored in the scratchpad. Data transfer from the L register to the scratchpad requires the extra clock pulse T7 between BP and the end of the cycle.

2.109 Flag Cycle. This cycle is used with a microinstruction that specifies Next-Address Flag mode. Two extra clock pulses (T7 and T8) are required to gate the Flag information onto the control-store address bus.

2.110 Fetch Cycle. The Sequensor fetch cycle is used during an instruction fetch cycle, where the Next Address must be decoded by the instruction-register PLA decoder. The timing required to decode the instruction word and to access the PLA needs four extra clock cycle (T7, T8, T9, T10) following BP.

2.111 Short Execution Cycle (No AP)

The Repeat cycle counts directly through T2, T3, T4, T5, T6, and BP without an AP or T1 clock pulse. This cycle is used for looping while the scratchpad CT counter counts. The microinstruction control inputs, with CTEND, hold REPENDI high to gate the BP pulse directly to the T2 input. REPENDI also disables the APDN multiplexer to inhibit the AP pulse. The current microinstruction does not change during the Repeat cycles since AP is inhibited. When the CT counter reaches its full count of 31_{10} , CTEND forces REPENDI low and the APDN multiplexer is enabled to generate AP to begin the next cycle.


2.112 GP-Bus Cycles (T6 Generation)

Variable-length cycles are used for all GP-Bus operations and for Floating Point instruction executions. All these cycles begin with AP and count directly through T1, T2, T3, T4, and T5. The cycle-length parameters then control the generation of the T6 clock. The BP pulse and the succeeding AP pulse directly follow T6. The control of T6 is provided by a type 74151A multiplexer which selects the T6-enabling signal T6DN, as follows :

T6DN Generation				
μ SEQ0	FLOACT	BSYDL		
S2	S1	S0	Input	Function
0	0	0	1	Internal CPU operations (T6 follows T5)
0	0	1	1	
0	1	0	DONEF	Floating Point instruction execution
0	1	1	0	not used
1	0	0	0	not used
1	0	1	SYNCT6	Bus and Bus I/O cycles (SEQBUS, SEQBIO)
1	1	0	0	not used
1	1	1	0	

2.113 For the internal CPU operations, T6 directly follows T5. Sequensor control is provided through control of the AP pulse (preceding paragraphs). The enabling One-bit is selected through the multiplexer by μ SEQ0=0 and the floating point command bit FLOACT=0.

2.114 The Floating Point instruction execution is an operation that requires the DONEF response signal from the FPP before the cycle can be terminated. DONEF is selected directly at the I2 input of the T6DN multiplexer by μ SEQ0=0, floating-point command bit FLOACT=1, and BSYDL=0. The FLOACT signal is the buffered microinstruction general-field bit GFLOT.



2.115 For all GP Bus operations (SEQBUS and SEQBIO), the SYNCT6 input to the multiplexer is selected by μ SEQ0=1, BSYDL=1, and FLOACT=0. The μ SEQ0 bit = 1 for all Bus operations. BSYDL = 1 95ns after the CPU takes control of the GP Bus. The Sequensor does a waiting loop on the T5 clock until the required reply is received via the 8-input Nand gate SYNCT6. For Bus transfers that don't require memory exchange, the reply signal is provided by the Microprogram Control and T6 may directly follow T5. The reply signal (listed in Table 2-12) must be one of the following:

- TRMN (SYNMEMN) must be received during a CPU/Memory exchange or during a CPU/External-Register exchange. The TRMN response signal (from Memory or External Register) on the Bus is received and gated by the Bus Controller logic (Figure 2-8 TT) to the Sequensor as input signal SYNMEMN.
- TPMN delayed 190ns (TPMDLN) is received from the CU during a CU/Memory exchange under CPU control (programmed-channel transfer). The 190ns delay of TPMN is produced by Bus Controller logic for assuring data timing.
- TIMEOUT generates T6 to end the cycle if no response is received to one of the Master-to-Slave signals TMRN, TMPN, TMEN within

- 6.48 μ sec. This may indicate that the addressed Memory, Programmed Channel, or External Register is not present.
- d. BIOKEY gates T6 without extra T5 waiting loops during a control-panel to CPU transfer. BIOKEY is generated on the Bus Controller logic (Figure 2-8 TT) by the microinstruction general-field bits GCRFNUN and GBOKFN, and gated into the Sequensor by GIDLEN.
 - e. GFETCHN general-field bit gates T6 without extra T5 waiting loops during instruction (K) register loading from the L register, via the Bus BIO lines. GFETCHN is gated by microinstruction control bit μ TMRN to generate SYNIMN to the T6 input gate.
 - f. DONEMN is received from the MMU during an MMU/Memory exchange which is always under CPU control.
 - g. DONEFN is received from the FPP during an FPP/Memory exchange which is always under CPU control.
 - h. MFAULTN, delayed 120ns, from the MMU indicates a page fault (PAFN) during a Move Table instruction. The MFAULTN signal sets the PAF flip-flop in the control-store addressing logic (Figure 2-8 CC). The PAFN signal is delayed 120ns at the Sequensor input (SYNCT6) for control-store address timing.
 - i. BOFFN from the general-field bits GCRFNUN and GBOFN (Bus Controller logic) gates T6 without extra T5 waiting loops when FPP data is loaded, via the Bus BIO lines, into the CPU during a Fix instruction.

2.116 POWER FAILURE, RESTART, RESETS

The power-on and power-off sequences are shown on Figure 2-7. The logic is shown on Figure 2-8 RR, Start/Resets. While power is off, the Reset Logic (RSLN) signal is held at ground (active low) through a relay on the power supply.

2.117 Power-On Sequence

When the power supply is switched on, or when the mains power is restored after a failure, there is approximately an 850ms delay while the power supply stabilizes (Section 5, Power Sequence Logic) before RSLN goes inactive (high).

Table 2-12 Sequensor T6 Generation

μ SEQ0	FLO	BSYDL	Cycle (text)	Synchronize T6 on :
S2	S1	S0	Internal CPU operations	T5
0	0	x	Internal, Floating Point execution	DONEFN from FPP
GP Bus transfers with Memory exchange				
1	0	1	CPU/Memory (a)	TRMN (SYNMEMN) from memory
			CPU/External Register (a)	TRMN (SYNMEMN) from memory
			Programmed Channel CU/Memory (b)	TPMN from CU, delayed 190ns
			Addressed Device Missing (c)	TIMEOUT, generated 6.48 μ sec after TMRN/TMPN/TMEN sent.
			MMU/Memory (f)	DONEMN from MMU *
			FPP/Memory (g)	DONEFN from FPP *
			Page Fault (h)	MFAULTN from MMU (PAFN), delayed 120ns.
			GP Bus transfers without Memory exchange	
Control Panel (d)	Fetch execution (e)	Load from FPP (i) (Fix execution)	any (a-i)	T5, if GBOKFN/GCRFNUN (BIOKEY), and GIDLEN
				T5, if GFETCHN and μ TMRN.
				T5, if GBOFN (BOFFN) and GCRFNUN *
				TIMEOUT, if required reply not received within 6.48 μ sec

* Note - Signals (f,g,h,i) used with 857 only.




Figure 2-7 Power On/Off Sequence

When RSLN goes high, the OSCN pulse immediately resets RSLF to remove the logic reset condition. The inactive RSLAN/BN/CN signals to the Sequensor enable clock-pulses T1, T3, T5, T6, AP, BP, and the clock begins running.

2.118 Automatic Restart

Automatic restart is performed by the CPU if the control-panel key is at LOCK when the power comes on, therefore the key must be switched to LOCK when switching on or following a power failure while the key is not at LOCK. If the key is at LOCK when the +5 volts comes on to operate the flip-flops (and before RSLN, RSLF drop), PFF is set at the beginning of the power-on sequence (paragraph 2.93, PSW/GF, PFF). Beginning with the first AP, the internal interrupt request PFF is sampled by the Interrupt Logic. A level-0 (highest priority) Interrupt Request (IR) is then generated and the any-internal-interrupt signal IECGSN is active to the ARF flip-flop. The Power Failure (PWFN) signal from the power supply goes inactive (high) 0.5ms after RSLN goes inactive.

With the key at LOCK, the IECGSN signal sets Automatic Restart flip-flop ARF at the edge of the high-going PWFN signal. The ARFN output sets the STARTF flip-flop directly, via the asynchronous S-input. The RUNF flip-flop (2-8 PP) is set on the first T1 clock after STARTF is set. At the first AP after RUNF sets, the first microinstruction of the Automatic Restart routine (Figure 1-13) is read, and the CPU switches from Idle state to Run state. The second microinstruction of the Automatic Restart routine resets ARF with the GFENBN signal. The PFF flip-flop should be reset during the automatic restart subroutine by an RIT instruction.

2.120 Power-Off Sequence

The Power Failure (PWFN) signal is set by the power supply 10ms after detection of a mains loss, caused by power failure or by the key switched OFF. PWFN is sent via the GP Bus to the CPU and to any other elements on the Bus that must take action during power failure. The leading edge of PWF sets the PFF (GF/interrupt) flip-flop. This level-0 internal interrupt is detected

by the Interrupt Logic at the first AP clock following the start of PWFN. The resulting Interrupt Request (IR) can initiate an interrupt subroutine for a power failure.

2.121 PWFN to the Bus Controller logic inhibits setting the OKVAL flip-flop. The Bus Controller thus denies requests by any other Master for Bus access, and the CPU has exclusive control of the Bus. The power failure subroutine requested by IR and PFF should commence with the second AP clock following PWFN. The subroutine should then reset PFF with an RIT instruction and reset RUNF with an HLT instruction. This saving subroutine must not last more than 2ms, and must end with a HLT instruction. The HLT instruction selects Microprogram Control address /177 to place the CPU in the Idle state. The Reset signal (RSLN) from the power supply is activated 3ms after PWFN.

2.122 Resets

The CPU logic is reset at the end of the power-off sequence by the RSLN signal from the power supply. RSLN is held active low while power is off. The first OSCN pulse after RSLN is active sets the RSLF flip-flop. RSLF activates RSLAN, RSLBN, RSLCN, and WSPRSLI, and resets the flip-flops STARTF, WSP, and RUNF. The RSLF-derived signals set or reset the CPU registers and flip-flops to their off states (Table 2-13) and hold them in that condition until the power-on sequence. The RSLN signal also activates the Master Clear signals CLEARN (to the Bus), MCL, and MCLN. Sequensor clock pulses are disabled by RSLF so that the CPU clock is stopped, although the oscillator-generated signal OSC runs continuously.

2.123 Master Clear

The Master Clear signal CPMCN can be generated by the control-panel MC switch if the key is not at LOCK and if the CPU is not in Run mode. The CPMCN signal (Figure 2-8RR) is OR'ed with the RSLF output to activate the signals CLEARN, MCL, and MCLN. CLEARN is sent on the GP Bus as a reset/initialize signal to all System elements. MCL is sent to the V24 CU on the CPU card. MCLN is used by the CPU (Table 2-13) to set the priority level register (PLR) to

Table 2-13 Resets and Clears

Logic-Resets, by RSLN/RSLF only

Logic	Sig.	Action	Logic	Sig.	Action			
(RR)	RSLF	RSLAN,BN,CN → 1 STARTF → 0 WSPRSLI → 0	(JJ)	RSLCN	Q-reg → 0			
	WSPRSLI	WSP → 0	(LL)	RSLBN	DWIF → 1			
	RSLAN	ARFN → 0 IPLF → 0	(NN)	RSLBN	OVF → 0 CRO,1 → 0			
(AA)	RSLBN	K-reg → 0	(PP)	RSLF	RUNF → 0			
	RSLAN	KxxBUFN → 0	(SS)	RSLAN	BIECINH → 0 IF00-07 → 0			
(BB)	RSLBN	RA0-8 → 0	(TT)	RSLAN	BUSF → 0 DE → 0 FNU → 0 (DD) TMEF → 1 TMPF → 1 WRITFN → 0			
(CC)	RSLAN	FTDEL → 0 KRY → 0			RSLBN BIOELN → 1 BSYCPU → 0 CHFN → 1 FLOAT → 0 GBCPFN → 1 MADCPUN → 1 MADLCPUN → 1 MUBUSRFN → 1 OKVAL → 0 TMFN → 1 TMMN → 1 TMMU → 0 TMRF → 0			
	RSLBN	PUPN → 0						
(DD)	RSLBN	FSIG → 0 FSIGDIV → 0						
(EE)	RSLBN	T1,T3,T5 → 0 TC810 → 0						
	RSLAN	AP → 0 BP → 0 T6 → 0						
	RSLCN	BPQ → 0						
(PP)	RSLF.PWF.LOCK set interrupt flip-flop PFF							
Resets by Master Clear or RSLN/RSLF								
(RR)	CPMCN or RSLAN	MCL → 1						
	MCL	CLEARN → 1 MCLN → 1 V24 resets						
(NN)	MCLN	PLR → level 63						

Logic	Sig.	Action	
(PP)	MCLN	ENBF → 1 CPINTF → 0 RTCF → 0 PIF → 0 FU → 0 CPGFZON → 1	
	CPGFZON	CPGF → 0 V24 resets	

level 63 and set the Enable Interrupt flip-flop ENBF. The GF flip-flops CPINTF, RTCF, PIF, and RU are all reset, and the control panel interrupt flip-flop CPGF is reset.

Table 2-14 CPU Signal LIST (A-C)

Table 2-14 CPU Signal LIST (C-G)

Signal	Logic	Comment	Signal	Logic	Comment
CPINT,A	PP		ECHO,N	V24	
CPINTF,N	PP		ECHOZIN	V24	
CPINT4N	PP		ENBF,N	PP	
CPINZ1N	PP		ENBFZ1N	PP	
CPLR	LL		ETATEST	CC	
CPMCN	RR	in from C. Panel			
CPRR	LL		F0-1,N	V24	
CR0-1	NN		F0Z1N	V24	
CR0DN	NN		F1Z0N	V24	
CR1DN	NN		FACINR,N	V24	
CROXK6	AA		FE,N	V24	
CRIXK7	AA		FECHO	V24	
CT0-4	MM		FETATDN, EN	SS	
CT101,102	V24		FETATN	SS	
CT106,7,9	V24		FETCH	BB	
CT1082	V24	grounds	FHALT,N	V24	
CT133	V24	in for DNOTOP	FHALTZ0N, Z1N	V24	
CT103,N	V24	in for DREADYN	FLAGDIV	DD	
CT104,N	V24	in	FLAGN	DD	
CT0DN	MM		FLOAT	TT	
CT0Z1N	MM		FLOCRO-1	NN	in
CT1CO	MM		FNU,N,D	DD	
CTBUFIN-4N	MM		FPPABS	AA	in from FPP
CTEND	MM		FSIG,N	DD	
CVN	AA		FSIGDVD	DD	
CVKCR	AA		FTBOF	EE	
D00-15	HH		FTDEL,N	BB,LL	
D00N-15N	HH		FTDERU	PP	
D00DN	FF		FTEOCN	V24	
DE,N	TT		FU	PP	User mode
DEBSYN	TT		FU15R2N	DD	
DEZON	TT		FUZ0N-Z1N	PP	
DEZ1BPN	TT		GAEXL,N	BB	CMD/G
DES1T2N	TT		GB0FN	BB	CMD/G
DIVFLAG	FF		GB0KN	BB	CMD/G
DNOTOP	V24	CT1082 input	GB0MN	BB	CMD/G
DONEF,N	EE	in from FPP	GBCHN	BB	CMD/G
DONEMN	EE	in from MMU	GBCPN	TT	CMD/G
DREADYN	V24	CT133 input	GBCPN	BB	CMD/G
DS0-1	FF		GBEX,N	BB	CMD/G
DS0N-1N	FF		GBTMEN	BB	CMD/G
DWIF,Z0N	LL		GBTMFN	BB	CMD/G
DWIN	AA		GBTMMN	BB	CMD/G
			GBTMPN	BB	CMD/G
			GCRDSR,N	BB,FF	CMD/G

Table 2-14 CPU Signal LIST (G-M)

Signal	Logic	Comment	Signal	Logic	Comment
GCRFNU,N	BB,DD	CMD/G	K00-15,N	AA	
GCRVMLN	BB	CMD/G	K0008	AA	
GCRVZ0,N	BB,DD	CMD/G	K05-08BUFN	AA	
GCSELN	BB	CMD/G	K08Q15	FF	
GCT	MM		K10R2E0	AA	
GCTLDN	BB	CMD/G	K10R2N	AA	
GFENBN	BB	CMD/G	K410N	AA	
GFETCH,N	BB	CMD/G	K415N	AA	
GFKYZ0N	BB	CMD/G	K567	AA	
GFLOT,N	BB	CMD/G	KFL0	AA	
GFPLRN	BB	CMD/G to CLPR	KRY,N,DN	CC	
			KRYZ0N-ZIN	CC	
GFRZ0,N	BB	CMD/G	L00-15	HH	
GFST0V,N	BB	CMD/G	LOADMN	CC,LL	in from C. Panel
GFSYSN	BB	CMD/G	LOADRN	CC,LL	in from C. Panel
GIDLEN	BB	CMD/G	LSEL	FF	
CMOVEVN	BB	CMD/G	M00N-15N	GG	
CMULTI,N	BB,FF	CMD/G	MAD00-15, 64,128	KK	
GOSH	DD	CMD/G	MADCPB	TT	
GTOECH	V24		MADCPUN	TT	
GOTOWST	V24		MADLCPUN	TT	
			MADLDN	TT	
			MADLS	TT	
			MADMMU,N,A	TT	
			MADMUN	TT	
			MADS	TT	
			MCL,N	RR	
			MFAULTN	CC	in from MMU
			MMUABS	TT	in from MMU
			MOVE	CC	
			MOVIRN	CC	
			MSN	TT	BUS (in)
			MSR	TT	
			μ A0-4	BB	CMD
			μ A0N-4N	LL	
			μ AIN	RR	
			μ ADL0-4	BB	CMD
			μ BIOL,N	BB,TT	CMD
			μ BUSR,N	BB,TT	CMD
			μ BUSRFN	TT	CMD
			μ C0-1	BB	CMD

Table 2-14 CPU Signal LIST (M-R)

Signal	Logic	Comment	Signal	Logic	Comment
μ CON	JJ		OSC,N	EE	
μ CRO-2	BB	CMD	OSC90,N	EE	
μ CT	BB	CMD	OSCFLO	EE	
μ GP0-4	BB	CMD to CMD/G	OTINECH	V24	
μ GPIN	BB	CMD to CMD/G	OTRECHN	V24	
μ MLOAD	BB	CMD	OUT	V24	In/Out FF
μ MSEL	BB	CMD	OVDIVA,B	NN	
μ NA0N-8N	BB	CMD	OVF,N,D	NN	
μ NA7	AA		OVFMU,N	NN	
MUNA7FUN	AA		OVSHA,B	NN	
μ P0-1	BB	CMD	P00-14	LL	
μ P0N	LL		PAFDEN	EE	
μ Q0-1	BB	CMD	PAFN,Z0N	CC	
μ S0-T	BB	CMD	PARNB	V24	
μ S0N	KK		PC003,07,11N	LL	
μ SEQ0-1	BB	CMD	PE,PB	V24	
μ SEQ1N	BB	CMD	PFF,N	PP	
μ SNA0-1,N	BB	CMD	PFFZ0N,ZIN	PP	
μ TMRN	BB	CMD	PIF,N	PP	
μ WRITE	BB	CMD	PIFZIN	PP	
MVREADN	CC		PLOADN	L	
MVRML	CC		PLAO-1,ON	AA	
			PLAVALI	AA	
			PLAVALN	AA	
			PLR0-5	NN	
			PM1	LL	
NACND	AA		POVFN	FF	
NACNDAD	AA		POWQN	PP	
NADRT	CC		PREQN	PP	
NADRTMV	CC		PREQT1	PP	
NAETAN	BB		PUPN,D	CC	
NAETAT	CC		PWF,N	TT	
NAEXPL	CC		PWFAN	PP	
NAFLAGN	CC				in from C.P.
NAFLG	CC				
NAFLGX	CC				
NAFLNH	CC				
NOFLON	AA				
NOJUMPN	AA				
NOVF	FF				
NXTCH,N	V24				
NXTCH0	V24				
			Q00	JJ	
			Q00N-16N	JJ	
			Q15DN	JJ	
μ ODEVPAR	V24				
OKO	TT				
OKVAL	TT				
OR,ORB	V24				
OROPE	V24				
R1E0,N	AA				
R1E15	AA				
R2E0,N	AA				
R2E15	AA				
R110,N	V24				

Table 2-14 CPU Signal LIST (R-T)

Signal	Logic	Comment	Signal	Logic	Comment
R600,1200	V24		SCEIN	SS	BUS
R2400,4800	V24		SCEIT	SS	
R9600	V24		SEQINH	V24	
RA0-8	BB		SLOADN	KK	
RAD0-8	AA,CC	Control Addr-Bus	SPA0-3	MM	
RADET6N-T8N	CC		SPYCAKN	TT	BUS
RADETPLN	CC		SPYCADEL	TT	
RADL3-4	FF		SSST	V24	
RALUATN-2N	FF		STAFC1,A	RR	
RATESEL	V24		STAFC2,N	RR	
RCPON-3N	LL	in from C. Panel	START,N	RR	in from C. Panel
RD08-15	V24		STARTF	RR	
RDA,N,1	V24		STOPNB	V24	
RDADEL,N	V24		STOV	GG	
RDARC	V24		SYNCT6	EE	
RDARN	V24		SYNIMN	EE	
READMN	CC,LL	in from C. Panel	SYNMEMN	TT	
READRN	CC,LL	in from C. Panel	T 1-10	EE	
READSTN	CC,LL	in from C. Panel	T1,3,5,6,8N	EE	
REPENDI	EE		T2,5D	EE	
RFBN	AA		T2DREP	EE	
ROMCR1-8	NN		T4TSN	EE	
ROMCREN	NN		T6DN,DEN	EE	
ROMENB	BB		TC810,N	EE	
RSLAN,BN,CN	RR		TDSN	V24	
RSL,N	RR	BUS (in from P.S.)	TEOC	V24	
RSLF	RR		TESTN	CC	in from C. Panel
RTCF,AN	PP		TIMEOUT,N	TT	
RTCFZ1N	PP	in from P. Sup.	TMEM	TT	BUS (in/out)
RUNF,N,A	PP		TMEN	TT	
RUNFZON,Z1N	PP		TMER,N	TT	
RUNN	PP	in from C. Panel	TMF,N	TT	
RUNT3	RR		TMMOFN	TT	
SO0-03	KK		TMMCY	TT	
SO0N-15N	KK		TMMN	TT	
SC003,07,11N	KK		TMMU,D	TT	
			TMFF	TT	
			TMFN	TT	
			TMFR,N	TT	BUS (in/out)
			TMR,N	TT	BUS (in/out)
			TMRF,D	TT	

Table 2-14 CPU Signal LIST (T-W)

Signal	Logic	Comment
TMRR,N	TT	
TOUTZON	TT	
TPMDLN	TT	
TPMN	TT	BUS (in/out)
TPMR	TT	
TPMRDEL	TT	
TRMN	TT	BUS (in/out)
TRMR	TT	
TROHLTN	V24	
TROUBLEN	V24	
TYAC	V24	
TYAD0-5	V24	address code
TYARE,N	V24	
UNLOCK,N	PP	in from C. Panel
VALK08N	V24	
VALNA0	CC	
WRITE	TT	BUS
WRITEFN	TT	
WSP,N	RR	
WSPRSLI	RR	

Table 2-15 Microinstruction Address Code

Hexa	Binary																				
0	0000000000	64	0400000000	128	0800000000	192	0C00000000	256	1000000000	320	1400000000	384	1800000000	448	1C00000000	450	1C10000000	450	1C20000000	450	1C30000000
001	0000000001	041	0010000001	081	0100000001	0C1	0100000001	101	1000000001	141	1010000001	181	1100000001	1C1	1110000001	1C2	1110000010	1C3	1110000011	1C4	1110000000
002	0000000010	042	0010000010	082	0100000010	0C2	0110000010	102	1000000010	142	1010000010	182	1100000010	1C2	1110000010	1C3	1110000010	1C4	1110000011	1C5	1110000001
003	0000000011	043	0010000011	083	0100000011	0C3	0110000011	103	1000000011	143	1010000011	183	1100000011	1C3	1110000011	1C4	1110000000	1C5	1110000010	1C6	1110000010
004	0000000100	044	0010000100	084	0100000100	0C4	0110000100	104	1000000100	144	1010000100	184	1100000100	1C4	1110000100	1C5	1110000101	1C6	1110000101	1C7	1110000111
005	0000000101	045	0010000101	085	0100000101	0C5	0110000101	105	1000000101	145	1010000101	185	1100000101	1C5	1110000101	1C6	1110000101	1C7	1110000100	1C8	1110000100
006	0000000110	046	0010000110	086	0100000110	0C6	0110000110	106	1000000110	146	1010000110	186	1100000110	1C6	1110000110	1C7	1110000100	1C8	1110000101	1C9	1110000101
007	0000000111	047	0010000111	087	0100000111	0C7	0110000111	107	1000000111	147	1010000111	187	1100000111	1C7	1110000111	1C8	1110000100	1C9	1110000100	1CA	1110000100
008	0000001000	048	0010001000	088	0100001000	0C8	0110001000	108	1000001000	148	1010001000	188	1100001000	1C8	1110001000	1C9	1110001001	1CA	1110001010	1CB	1110001010
009	0000001001	049	0010001001	089	0100001001	0C9	0110001001	109	1000001001	149	1010001001	189	1100001001	1C9	1110001001	1CA	1110001010	1CB	1110001010	1CC	1110001010
00A	0000001010	04A	0010001010	090	0100001010	0CA	0110001010	10A	1000001010	14A	1010001010	18A	1100001010	1CA	1110001010	1CB	1110001010	1CC	1110001010	1CD	1110001010
00B	0000001011	04B	0010001011	091	0100001011	0CB	0110001011	10B	1000001011	14B	1010001011	18B	1100001011	1CB	1110001011	1CC	1110001011	1CD	1110001011	1CE	1110001011
00C	0000001100	04C	0010001100	092	0100001100	0CC	0110001100	10C	1000001100	14C	1010001100	18C	1100001100	1CC	1110001100	1CD	1110001100	1CE	1110001100	1CF	1110001100
00D	0000001101	04D	0010001101	093	0100001101	0CD	0110001101	10D	1000001101	14D	1010001101	18D	1100001101	1CD	1110001101	1CE	1110001101	1CF	1110001101	1D0	1110100000
00E	0000001110	04E	0010001110	094	0100001110	0CE	0110001110	10E	1000001110	14E	1010001110	18E	1100001110	1CE	1110001110	1CF	1110001110	1D1	1110100001	1D2	1110100010
00F	0000001111	04F	0010001111	095	0100001111	0CF	0110001111	10F	1000001111	14F	1010001111	18F	1100001111	1CF	1110001111	1D0	1110100000	1D1	1110100001	1D2	1110100011
010	0000010000	050	0010010000	096	0100010000	0D0	0110010000	110	1000010000	150	1010010000	190	1100010000	1D0	1110100000	1D1	1110100001	1D2	1110100011	1D3	1110100011
011	0000010001	051	0010010001	097	0100010001	0D1	0110010001	111	1000010001	151	1010010001	191	1100010001	1D1	1110100001	1D2	1110100011	1D3	1110100011	1D4	1110100011
012	0000010010	052	0010010010	098	0100010010	0D2	0110010010	112	1000010010	152	1010010010	192	1100010010	1D2	1110100010	1D3	1110100010	1D4	1110100010	1D5	1110100010
013	0000010011	053	0010010011	099	0100010011	0D3	0110010011	113	1000010011	153	1010010011	193	1100010011	1D3	1110100011	1D4	1110100011	1D5	1110100011	1D6	1110100011
014	0000010100	054	0010010100	09A	0100010100	0D4	0110010100	114	1000010100	154	1010010100	194	1100010100	1D4	1110100100	1D5	1110100101	1D6	1110100101	1D7	1110100111
015	0000010101	055	0010010101	09B	0100010101	0D5	0110010101	115	1000010101	155	1010010101	195	1100010101	1D5	1110100101	1D6	1110100101	1D7	1110100111	1D8	1110100111
016	0000010110	056	0010010110	09C	0100010110	0D6	0110010110	116	1000010110	156	1010010110	196	1100010110	1D6	1110100110	1D7	1110100110	1D8	1110100110	1D9	1110100110
017	0000010111	057	0010010111	09D	0100010111	0D7	0110010111	117	1000010111	157	1010010111	197	1100010111	1D7	1110100111	1D8	1110100111	1D9	1110100111	1DA	1110100111
018	0000011000	058	0010011000	09E	0100011000	0D8	0110011000	118	1000011000	158	1010011000	198	1100011000	1D8	1110101000	1D9	1110101000	1DA	1110101000	1DB	1110101000
019	0000011001	059	0010011001	09F	0100011001	0D9	0110011001	119	1000011001	159	1010011001	199	1100011001	1D9	1110101001	1DA	1110101001	1DB	1110101001	1DC	1110101001
01A	0000011010	05A	0010011010	09A	0100011010	0DA	0110011010	120	1000100000	160	1010000000	19A	1101000000	1E0	1111000000	1EA	1111000001	1EB	1111000010	1EC	1111000010
01B	0000011011	05B	0010011011	09B	0100011011	0D8	0110011011	121	1000100001	161	1010000001	19B	1101000001	1E1	1111000001	1EB	1111000001	1EC	1111000001	1ED	1111000001
01C	0000011100	05C	0010011100	09C	0100011100	0DC	0110011100	122	1000100010	162	1010000010	19C	1101000010	1E2	1111000010	1EB	1111000010	1EC	1111000010	1ED	1111000010
01D	0000011101	05D	0010011101	09D	0100011101	0DD	0110011101	123	1000100011	163	1010000011	19D	1101000011	1E3	1111000011	1EB	1111000011	1EC	1111000011	1ED	1111000011
01E	0000011110	05E	0010011110	09E	0100011110	0DE	0110011110	124	1000100011	164	1010000010	19E	1101000010	1E4	1111000010	1EB	1111000010	1EC	1111000010	1ED	1111000010
01F	0000011111	05F	0010011111	09F	0100011111	0DF	0110011111	125	1000100011	165	1010000011	19F	1101000011	1E5	1111000011	1EB	1111000011	1EC	1111000011	1ED	1111000011
020	0000000000	060	0011000000	0A0	0101000000	0E0	0111000000	120	1001000000	160	1011000000	19A	1101000000	1E0	1111000000	1EA	1111000001	1EB	1111000010	1EC	1111000010
021	0000000001	061	0011000001	0A1	0101000001	0E1	0111000001	121	1001000001	161	1011000001	19B	1101000001	1E1	1111000001	1EB	1111000001	1EC	1111000001	1ED	1111000001
022	0000000010	062	0011000010	0A2	0101000010	0E2	0111000010	122	1001000010	162	1011000010	19C	1101000010	1E2	1111000010	1EB	1111000010	1EC	1111000010	1ED	1111000010
023	0000000011	063	0011000011	0A3	0101000011	0E3	0111000011	123	1001000011	163	1011000011	19D	1101000011	1E3	1111000011	1EB	1111000011	1EC	1111000011	1ED	1111000011
024	0000000100	064	0011000100	0A4	0101000100	0E4	0111000100	124	1001000100	164	1011000100	19E	1101000100	1E4	1111000100	1EB	1111000100	1EC	1111000100	1ED	1111000100
025	0000000101	065	0011000101	0A5	0101000101	0E5	0111000101	125	1001000101	165	1011000101	19F	1101000101	1E5	1111000101	1EB	1111000101	1EC	1111000101	1ED	1111000101
026	0000000110	066	0011000110	0A6	0101000110	0E6	0111000110	126	1001000110	166	1011000110	19G	1101000110	1E6	1111000110	1EB	1111000110	1EC	1111000110	1ED	1111000110
027	0000000111	067	0011000111	0A7	0101000111	0E7	0111000111	127	1001000111	167	1011000111	19H	1101000111	1E7	1111000111	1EB	1111000111	1EC	1111000111	1ED	1111000111
028	0000001000	068	0011001000	0A8	0101001000	0E8	0111001000	128	1001001000	168	1011001000	19I	1101001000	1E8	1111001000	1EB	1111001000	1EC	1111001000	1ED	1111001000
029	0000001001	069	0011001001	0A9	0101001001	0E9	0111001001	129	1001001001	169	1011001001	19J	1101001001	1E9	1111001001						






Figure 2-8AA Instruction Word Logic




* = OUTPUT AND INPUT BOTH ON THIS SHEET
B57 = P857 ONLY

Figure 2-8BB Microcommand Control-Store Logic

MACHINE STATE POINTER



MOVE-TABLE/FAULT | EXPLICIT ADDRESS/TEST FLAG



μNA0,1	Mode	Function
0 0	Explicit	Explicit address is μNA0-8.
0 1	Flag	Flag from execution-pointer tests (selected by μNA0-8) sets RAD8; μNA0-7 to RAD0-7.
1 0	Instruction Word(IPLA)	Instruction word (k-reg, decoder) provides address RAD1-8; μNA0-7 modifies the decoder for fetch or execution.
1 1	Machine-State	The machine-state pointer provides address RAD4-8; μNA0-3 to RAD0-3.
x x		Move Table Fault: an interrupt or a page fault during a Move Table instruction force a special microinstruction address with bits RAD6-8.




Figure 2-8CC Control Store Addressing




Figure 2-8DD Flag Select

GOSH Select				
Q15N S2	L01 S1	L00 S0		
L	0	0	0	0
L	0	1	1	0
L	1	0	2	0
L	1	1	3	0
h	0	0	4	+5
h	0	1	5	0
h	1	0	6	0
h	1	1	7	+5

FLAGDIV Select						
μ	Q1	FSIGDIV S1	FSIG S0			
0	0	0	0	0	+5	
0	0	0	1	1	+5	
0	1	1	0	2	+5	
0	1	1	1	3	FNU --- FSIGDIV,FSIG,FNU	
1	0	0	0	4	0 --- FSIGDIV,FSIG	
1	0	0	1	5	+5	
1	1	1	0	6	FNUN	
1	1	1	1	7	FNUN --- FSIGFIV,FNU	





Figure 2-8FF Sequensor (CPU Clock)



H12 Multiplexer

Multiplexer Select Input		Multiplexer Output to ADL Command ROM		
μ ADL:	RALUA:	RADL3 (B)	RADL4 (A)	
0 0 0	1 N, 2N	μ ADL3N	μ ADL4N	
0 0 1	1	μ ADL3N	μ ADL4N	
0 1 0	1	μ ADL3N	μ ADL4N	
0 1 1	1	μ ADL3N	μ ADL4N	
1 0 0	1	μ ADL3N	μ ADL4N	
1 0 1	1 0	Q15	CT6	
1 1 0	0 1	μ ADL3N	μ ADL4N	
1 1 1	0 0	μ ADL3N	μ ADL4N	DIVFLAGN

DIVFLAG = FSIGN \oplus MOON

D Select (Logic HH)

S1 S0	DS0, 1	
0 0 :		ALU 00-15N
0 1 :		ALU 08-15N ALU 00-07N
	D00DN	Exchange ALU characters
1 0 :		ALU 00-14N
1 1 :		BIO 00-15AN
	D 00 07 08 15	BIO direct
	N	

L Select (Logic HH)

LSEL	Data Source	Function
0	D 00-15	D direct
1	D 01-15 Q00	D shifted left

M Select (Logic GG)

Enable Clock	Select C or Q	Mnemonic	Data Source
μ MLOAD	μ MSEL	No Op	Off; previously stored data available at output.
0	-	MYC	C 00 15
1	0	MYQ	Q 00 15
1	1	M 00	15

ALU Function Table (Logic GG)				
μ ADL4	ADL-Control ROM		Operation	LOGIC
	ALUC016	ALUSO-----3		
0	0	1 0 0 1	A plus B	ARITHMETIC
0	0	1 0 1 1	A or B	
0	0	1 1 0 0	A plus A	
0	1	0 0 0 0	A and B	
0	1	0 0 1 1	Zero	
0	1	0 1 1 0	A minus B	
1	-	0 1 0 1	B inverted	
1	-	1 0 0 1	A \oplus B	
1	-	1 0 1 0	B	
1	-	1 1 1 1	A	
1	-	1 0 0 1	A \oplus B + 1	

Control signals are all active high.

Functions are for active-low data in and out.

Figure 2-8FF A, D, L Command Logic




Figure 2-8GG ALU,M Register




Figure 2-8HH D-Selector, L-Register







Figure 2-8JJ C-Selector, Q-Register



μ S0, S1	Mnemonic	Function
0 0	SI	Inhibit counting or loading
0 1	SYD	Load S0-15N with D0-15N
1 0	SP2	S plus 2 (count down)
1 1	SM2	S minus 2 (count up)

Figure 2-8KK S-Register/Counter, Bus Interface






Figure 2-8MM Scratchpad




Figure 2-8RR Start, Reset





Figure 2-8SS Interrupt Logic




Figure 2-8TT Bus Controller

SIGNAL	LOGIC SHCEMATIC	DELAY nS		COMPONENTS	SIGNAL	LOGIC SHCEMATIC	DELAY nS		COMPONENTS
		nominal	measured				nominal	measured	
① DEZO	<p>Logic TT</p>	95nS	100nS	$R = 148 \Omega \pm 1\% 1/8W$ $C = 510 \text{ pF} \pm 1\% 250V$ 2222 426 45101 micropoco	① BUSFDEL	<p>Logic TT</p>	260nS	280nS	$R = 100 \Omega \pm 1\% 1/8W$ $C = 2 \text{ nF} \pm 1\% 63V$ 2222 424 42002 micropoco
② SPYC	<p>Logic TT</p>	30nS	40nS	$R = 100 \Omega \pm 1\% 1/8W$ $C = 200 \text{ pF} \pm 1\% 500V$ 2222 427 42001 micropoco	③ DIALB	<p>Logic 6-4 (V24)</p>	200nS	240nS	$R = 100 \Omega \pm 1\% 1/8W$ $C = 1,3 \text{ nF} \pm 1\% 63V$ 2222 424 41302 micropoco
③ SPYCOK	<p>Logic TT</p>	65nS	70nS	$R = 110 \Omega \pm 1\% 1/8W$ $C = 430 \text{ pF} \pm 1\% 250V$ 2222 426 44301 micropoco	④ STAFCLA	<p>Logic RR</p>	65nS	75nS	$R = 110 \Omega \pm 1\% 1/8W$ $C = 620 \text{ pF} \pm 1\% 250V$ 2222 426 46201 micropoco
④ PAF	<p>Logic TT</p> <p>4 Charges</p>	12 onS	12 onS	$R = 148 \Omega \pm 1\% 1/8W$ $C = 620 \text{ pF} \pm 1\% 250V$ 2222 426 46201 micropoco	⑤ CPGF	<p>Logic PP</p>	65	75nS	$R = 110 \Omega \pm 1\% 1/8W$ $C = 620 \text{ pF} \pm 1\% 250V$ 2222 426 46201
⑤ TPMRDEL	<p>Logic TT</p>	190nS	200nS	$R = 110 \Omega \pm 1\% 1/8W$ $C = 1,8 \text{ nF} \pm 1\%$ 2222 424 41802 micropoco	⑥ CHIPA	<p>Logic 6-4 (V24)</p>	200nS	240nS	$R = 110 \Omega \pm 1\% 1/8W$ $C = 1,3 \text{ nF} \pm 1\% 63V$ 2222 424 41302 micropoco
					⑦ IPLDEL	<p>Logic RR</p>	65nS		$R = 110 \Omega \pm 1\% 1/8W$ $C = 430 \text{ pF} \pm 1\% 25W$

Figure 2-8UU Logic Delay Circuit Details