APPENDICES

APPENDICES

In this manual, for descriptive purposes only, Type 1 control units have been defined as those control units connected directly to the GP bus and Type 2 control units as those units connected to the I/O bus.

When using Type 2 control units in an Equipment shelf E1 (described in Section 1 Part 2) a Bus Translator board is provided with the shelf to translate signals on the I/O bus into GP bus signals. The translator board contains signal and timing facilities, interrupt encoding circuits, and break request line terminations which enable up to eight Type 2 control units to be added to the system. The additional control units can be connected to the I/O processor channel or to the programmed channel but they cannot act as bus master. System protection against power failure is also provided on the board.

If the total GP bus length is greater than 1 metre, then the bus must be terminated at both ends and if less than 1 metre in length then it is only required to terminate at the basic mounting box end. To allow for the two possibilities the Equipment Shelf E1 is provided in two forms; in one form it contains a Bus Translator board on which bus termination facilities are provided (P843-008) and in a second form the bus line terminations are omitted (P843-007)

SYSTEM EXTENSION

A possible system arrangement showing the interconnections when using 3 Equipment Shelves E1 is shown in Figure A1.1. Note that the Bus Translator also provides the facility for extending the GP bus between Equipment Shelves. If all the eight break request lines connected to a Bus Translator are not required in an Equipment Shelf then the lines can be daisy-chained to the next Equipment Shelf as described later in this Chapter.

INTERFACE SIGNALS - GP BUS

The diagram in Figure A1.2 shows the GP Bus and I/O signals which are interfaced when using the Bus Translator boards.

Only the GP Bus interface signals used for control unit transactions are needed and these signals are described in Section 1, Part 1, Chapter 2 of this manual. The interface timing for a master to control unit exchange using programmed channel is given in Section 1, Part 1, Chapter 3 and the timing for a memory to control unit exchange using the I/O processor channel is described in Section 1, Part 1, Chapter 4. Details of the component characteristics used for transmitting or receiving the signals are given in Section 1, Part 2, Chapter 2.




Figure A1.1 System using bus translator boards




Figure A1.2Interface signals


INTERFACE SIGNALS - I/O BUS

The I/O Bus interface signals shown in Figure A1.2 are described below:

Data Lines

Data Input Lines BIN 00N to 15N.


These are 16 unidirectional lines carrying data from a control unit connected on the bus.



When a control unit exchanges less than 16 bits it uses the rightmost bits of the BIN lines. If the control unit transfers per character (byte) in multiplex mode it should use the right character.

Output Lines BOU 00 to 15

These are 16 unidirectional lines carrying data to a control unit connected on the bus (the value transferred is the true value).




When a control unit exchanges less than 16 bits per word it uses the rightmost bits. If the control unit receives characters in multiplex mode it should use the right character.

Address Lines

Address Lines BAD 00N to 05N

These lines carry the 6-bit number defining the device address.



Function Lines

Function lines BOF 00N to 02N

These 3 lines carry a code which specifies the function to be performed. The code on each line is as follows:

BOF 02N Special function bit

1 Halt for CIO
0 Start for CIO

Signal line EOR (used for DMA and Multiplex Transfers) specifies the function also as follows:

EOR $\begin{cases} 1 & \text{Last data exchange} \\ 0 & \text{Not the last data exchange.} \end{cases}$

Timing Signal

Timing signal DAVN

This signal provides Device Address Validation and is used for address validation and exchange synchronisation within the control unit.

Power Control

Signal "S" is an earth signal used to protect peripherals during a decrease of voltage and to isolate an I/O extender card from the CPU.

Interrupt Signals

Each control unit has at least one interrupt line that enables it to obtain service from the CPU. The signal (IRN) enters a centralised priority system.

Break Requests

One break request signal BRN is sent from each control unit directly to the multiplex that handles its transfers.

Miscellaneous Signals

The following signals are also used during an exchange:

AREN: The addressed control unit gives a response on this signal line to indicate that the address on the BAD lines has been recognised.

ACCN: The addressed control unit gives a response on this signal line to indicate that the function on the BOF lines has been accepted.

MCN: A "0" on this line resets all the peripheral control units.

INTERFACE TIMING I/O BUS

The interface timing for a data transfer to a control unit (OTR/CIO instruction) is shown in Figure A1.3

During this exchange the control unit that decodes its address asserts AREN and ACCN, if it accepts the function. The unit samples the data on the DAVN rising edge, which occurs at a fixed time whatever the control unit answer is.

The interface timing for a data transfer to a control unit (INR/SST/TST instruction) is shown in Figure \$1.4




Figure A1.3 Data transfer to CU (OTR/CIO)




Figure A1.4, Data transfer from CU (INR/SST/TST)

During this exchange the control unit that decodes its address asserts AREN and ACCN if it accepts the function. The control unit then presents the data on the BIN lines, synchronised by the DAVN signal. If the function is not accepted by the control unit then the contents of the BIN lines is not significant.

INTERFACE COMPONENTS I/O BUS

1/O Bus Signals

The I/O bus is designed to interface with standard TTL components operating at the following levels:


d.c. Supply $+5V \pm 5\%$

Logic High Level not less than $\pm 2.4V$; typically above $\pm 3V$ Logic Low Level not greater than $\pm 0.4V$; typically below $\pm 0.2V$

One TTL Level 1.6 mA at $\pm 0.4 \text{V}$.

The control unit input for each of the BOU, BAD/, BOF/, DAV', EOR/ and MC/ lines must present a fan in of one TTL load.

If only some of the BOU lines are used on a control unit board then the remaining ones must each be terminated on the board by either an inverter or by a 3K resistor connected to $\pm 5V$ and a 6K resistor connected to ground as shown:



Control unit outputs BIN/, ARE/ and ACC/ must each emanate from an open collector NAND gate.

Interrupt and Break Requests

PIL/ and BRL/ signals should be transmitted via one of the following circuits able to drive a matched long line up to 15 metres in length:

- An open collector NAND buffer (SN 7438) without resistor, if the signals are coupled by a wired OR to produce only a PIL/ interrupt for the programmed channel.
- A NAND buffer (SN 7437 or SN 7440).
- An inverter driver (SN 7416)
- A driver (SN 7417).

POWER CONTROL SYSTEM EXTENSION USING BUS TRANSLATOR **BOARDS**

The operation of the PWFN and RSLN signals for safeguarding the control units connected to the GP bus are described in Section 1, Part 2, Chapter When using Type 2 control units connected via the Bus Translator boards power control signals are connected to extend the power protection system. The arrangement is shown in Figure A1.5.

Equip-

In this arrangement signals PWFN and RSLN are connected to each bus translator board via the GP bus and signal PWFE1 (or PWFE2) from the mentshelf power supply is also connected in an "OR" function on the bus Translator board. The timing of the signals is shown in Figure A1.6




Figure A1.5 Power control system using bus translator boards

A-12




Figure A1.6 P852M/P856M/P857M power control timing

The timing of the signals is in accordance with I/O timing for switching off (due to the low energy reserve of the power supply) and with GP Bus timing for switching on (to obtain a correct master clear function in the P852M, P856M/P857M system).

Fan in: PWFE 2TTL loads

Fan out:

Remark:

PWFN Receiver 1 REC0612 (see GP bus configuration rules)
PWFN Emitter 1 1801 (see GP bus configuration rules)

the state of the s

RSLN(5): I sink 250 mA 15T2L Loads max. for each Equipment shelf (7 Equipment shelves,

in max. configuration).

BREAK CONNECTIONS ON BUS TRANSLATOR BOARD

A bus translator board receives one BR cable containing 8 signal lines to convey 8 break requests to the multiplex blocks in one I/O processor mounted in the basic mounting box. Figure A1.7 illustrates how the BR lines can either be connected to CU's in the shelf in which the Bus Translator board is situated (in this case the lines are electrically matched) or can be daisy-chained to the next shelf for extra CU connection or to be terminated if they are not to be used in the system. The matching resistors are provided on the Bus Translator boards and at the basic mounting box on the I/O processor board.




Figure A1.7 Extension of break requests

Example of Break Connections used in a System

Figure A1.8 shows a system employing break signals both inside and outside the basic mounting box. In the example shown, one CU in the basic mounting box is connected to level 1, extension box 1 CU's use 0, 3 and 4 break priority levels and there exists the possibility to connect additional CU's from 'Equipment shelf 2 on the free levels 2, 5, 6 and 7 by adding a BR cable (8 signal lines) between the two Bus Translator boards. The BR lines are matched electrically when connected to a CU. Care must be taken to avoid connecting more than one CU to a break priority level. The link connections used on the Bus Translator boards are illustrated in Figure A1.9.

SPARE LINES


4 spare lines are provided on the GP bus and are accessible, via the Bus translator board, on the I/O bus. The lines can be matched electrically on any Bus translator board and in this case they are not further daisy chained.

INTERRUPT SIGNAL ENCODING USING BUS TRANSLATOR BOARDS

The block diagram in Figure A1.10 shows a typical system arrangement using Type 2 control units. Extension boxes 1 to 7 are each given a 3-bit binary number from 001 to 111 which is coded by straps on the bus translator board interrupt encoding circuit and each of the 8 control units allocated to each rack is also identified by a 3-bit number which is coded by the interrupt encoder. The basic mounting box internal interrupts are coded in a similar manner; the interrupt encoder straps give the box number as 000.

Note: If all interrupt levels in one box are not employed then the numbering can be continued in the next box in the chain. In this manner two boxes may be identified with the same 3-bit binary number.

The box number and control unit number are combined so that each of the interrupts from 0 to 63 is identified by a single composite 6-bit number which has the following format:



The interrupt encoder logic ensures that both the box number and the control unit number are sampled in logical order of priority, the lowest number in each case having highest priority. When several signals are active therefore only the encoded signal for the interrupt with the highest priority appears on the 6 lines into the comparator.





Figure A1.8 Break requests used in a system






Figure A1.10 Interrupt system installation

EXTENSION BOXES INTERRUPT SELECTION

Figure A1.11 shows typical control logic for an interrupt encoder used in the extension boxes. In operation the scan external interrupt signal SCEIN is sent from the CPU at the beginning of each two instructions to scan the interrupt encoders and the 6-bit number corresponding to the highest interrupt level detected appears on the 6 BIEC lines. The diagram in Figure A1.12 shows in simplified form the box encoding section of two interrupt encoders connected to the common BIEC lines 0, 1 and 2 and for an understanding of the way the highest priority level is detected reference should be made to this diagram and to the logic diagram in Figure A1.11.

Referring to Figure A1.12 each box has a 3-bit number ABC (A is the most significant bit) which is coded using straps on each interrupt encoder at installation time. In operation when SCEIN is active the following occurs:

1. ABC is written on BIEC0-2 if at least one interrupt is present.




Figure A1.11 Interrupt encoding logic- bus translator




Figure A1.12 Simplified interrupt encoding

- 2. If the bus state in line a is already 0 however, and A has been strapped as a 1 then the output for B coded line is replaced by "1" (see Figure 10.12 showing feedback from output lines). If line a is 1 however, then B output is not changed.
- 3. If the bus state in line b is already 0 and B has been strapped as a 1 then C coded line output is replaced by 1. If line b is "1" however, then C is not changed.
- 4. The sequence is continued in this manner for each BIEC line until the BIEC lines contain, in encoded form, the number representing the highest priority interrupt present (the outputs obtained on BIEC 3 to 5 will be changed or not depending on the interrupt output from encoder 9318.

TIMING OF SCEIN SIGNAL

The diagram in Figure A1.13 shows the BIEC line signals in relationship to SCEIN. The BIEC lines are required to be stabilized within 1800 ns after SCEIN.




Figure A1.13 Signal SCEIN timing

TAYOR WELL IN THE PROPERTY OF THE PROPERTY OF

grown of this torque of La fall group, if

When using a DIOS system which is constructed on small format boards(Type2) it is necessary to use equipment shelf P843-002 or P843-003 which incorporates a bus translator board P843-007 or 008 respectively to translate signals from the I/O bus to the GP bus. The following small format boards are available.

Control Boards

P839-050	Digital input output control unit for 2
(DIOC)	gated 16-bit input words and 2 buffered
	output words for programmed channel
	connection.

P839-150	Digital input control unit for 4 gated
(DIC)	16-bit input words for programmed
	channel connection.

P839-250	Digital output control unit for 4
(DOC)	buffered 16-bit output words for
	programmed channel connection.

Input Option Boards for DIOC, DOC, and DIC.


Married Address of the Conference of the Confere		
Note:		boards include cable and connectors onnection to the control board.
P839-001	Input	buffer board for 2 words, 16-bits each.
P839-002	each.	adaptor board for 2 words,16-bits Low threshold 1.5V. Input voltage adaption. Max. voltage rating ±48V.
P839-003	each.	adaptor board for 2 words,16-bits High threshold 5.9V.Input voltage adaption. Max voltage rating ± 48V.
P839-004 (IIS)	each.	isolator board for 2 words,16-bits Can be used with input buffer and change of state detector options.
P839-005		buffer and change of state detector for 2 words, 16-bits each.

P839-006	Input buffer and adaptor board for 2 words 16-bits each, Low threshold 1.5V.
P839-007	Input buffer and adaptor board for 2 words 16-bits each. High threshold 5.9V.
P839-008	Input buffer, change of state detector and adaptor board for 2 words, 16-bits each. Low threshold 1.5V.
P839-009	Input buffer, change of state detector and adaptor board for 2 words, 16-bits each. High threshold 5.9V.
Output Optio	on Boards for DIOC,DOC,and DIC.
P839-010	Output level adaption board for 2 words 16-bits each. No isolation. Low threshold 1.5V.
P839-011 (0IS)	Output isolator and level adjustment board for 2 words,16-bits each
P839-012	Output level adaption board for 2 words 16-bits each. No isolation. High threshold

Physical Construction

5.9V.

The small format boards have the dimensions as shown in Figure A2.1. Note also that the Bus Translator is constructed on a similar board.



ALL DIMENSIONS ARE IN mm

Figure A2.1. Dimensions of Small Format Board.




Figure A2.1. Dissertons of Small Format Scene

On the following page is the logic diagram of the standard control unit (mounted on MCU'3 board) for a V24 Serial controller. The diagram shows how the decoding, sequencing and control flip-flops circuits dicussed in Section 1, Part 2, Chapter 3 have been incorporated.




Figure A3.1 V24 serial controller-logic


Appendix 4 Printed Wiring Board (Motherboard)

On the following page is given an outline drawing for the printed wiring board (motherboard) into which the circuit boards mounted in the basic mounting box are plugged. The drawing shown is for the motherboard used in a Type M2 basic mounting box.

The backpanel P852M-801 is a sub assembly which includes:

- a frame with mechanical holders
- a printed circuit with the connection facility to carry the GP bus to external racks and the connection for:
 - 1. Six HE 901 connectors 2 x 43 pins (pitch 0.55 inch)
 - 2. Two connectors HE 901 2 x 37 pins, one each side of the CPU board connector 3. One connector (connector 5) is for the control panel signals and the other (connector 1) is for the ASR33 and the interrupt signals.
 - 3. On each side of the four lower connectors is a cutting to receive four HE 901 2 x 37 pins connectors or eight 2 x 13 pins connectors with an adaptor.

Pin connection details are given on the drawing for the control panel signals and for the ASR33 and interrupt signals to the CPU board. Further pin connection details not shown on the drawing will be found in Section 1, Part 2, Chapter 2 of this manual.



Cetain I/O Cards might be delivered separately packed and therefore, to aid in identification, the following list is given containing the 12-digit part numbers with which they are marked; the last digit is shown as an 'X' because it varies with the card issue level. The cards of self-contained control units are not included.


Peripheral CU	Type Number	Part Number
Punched Tape Reader	P801-040	5111 199 7746x
Line Printer	P810-040	5111 199 7747X
Display (V24/V28 Interface)	P845-040	5111 199 7744X
DISC Units M.H. (X2)	P824-040	5111 199 7817X
Punched Tape Reader and	P840-001	5111 199 7745X
Tape Punch		
Punched Tape Reader, Tape	P840-002	5111 199 7819X
Punch and V24 devices		
Line Printer and Card	P840-003	5111 199 7818 X
Reader		
Data Communication		
Multiple Line Control Unit SLCU2S	P847-060	5111 199 7611 x
Multiple Line Control Unit SLCU 4	P847-070	5111 199 7610x
Multiple Line Control Unit ALCU 4	P846-070	5111 199 7609x
Multiple Line Control Unit ALCU 2	P846-060	5111 199 7514X
Medium Speed Line Multiplexer AMA8A	P845-060	5111 199 7531 x
Medium Speed Line Multiplexer AMA8C	P845-070	5111 199 7609X
Low Speed Line Multiplexer AMA16	P844-060	5111 199 7508X
Control Module 64 lines V28CM	P844-110	5111 199 7507X
DIOS		
DIOD (1W)	P837-001	5111 199 7682 x
DIOD (2W)	P837-002	5111 199 7740X

Shown below is a sketch of the versatile power plug with which the power cables are normally terminated; the plug fits most European types of single phase outlet socket.

Shielded Cables

Core size AWG 13-gauge - cross section 1.91 mm²

General European Plug



The following pages provide an example of the <u>Configuration Sheets</u> which accompany the equipment when it is delivered.

The first page is merely an invoicing sheet.

Next are parts lists specifying the major items in the system, including I/0 cards and logic options, together with the 12 digit part numbers.

The parts lists are followed by drawings showing the I/O and logic card locations, rack configuration and connections for the equipment.

The set concludes with sheets giving wiring interconnection and signal cable details.

4 --27-464-1975-€. GAMBART CONFR NIMBER: 03445-01 TEPT: P. P. S. C. CONFIGURED 549 12ND OF PHASE, SIII 15. 37210 APEL DOOPN 80 1 05 MUY a. PHILIPS-FLECTROLOGICA 25 DATE 16/10/75 DATED: 75/10/03 REGIESTEN 450 8 8 8 FLVEN SPIREPVERKET A/S. P.O. ROX R2. 3001 POPSEPUNY. PAREN 6645 MR. M. NFLAVALLEF. All FEFFORY Phane II APFLANNAN FRY ADDRESS: APFLDOOR PHASE 1 MER REFERENCE! 5132 SUPFRSENES FO-NRI CE ANDRESS FRY DATES: IRUTIONS NAER1 K S 4 CPD-OFM TYPEI

erral.	V. 10	is parties	.15	ORE	TYPE	NUMBER	DESCRIPTION :		12	Ne Nondon	\$ 3446	
of mil		1013 10	7 :7 X	arry				مد و استندید		di	REMARKS:	
111	-			-	D856	FORM :	P856 M400	51II	T99	74950		
1.1				71	1030		Telescopic slides					
1		-	1	1			Identification label					
				1			Remote Cont. cable 3m					
							MEMORY MODULE 8K-I, 2us			1		
				1		the _	Configuration label					
				1			MEMORY MODULE 16K 1, 2u					
			1				MENORY MODULE ISK O, 74					
					P856	MIO	P856 MIOO	SIII	199	74960		127
	- 1					1500	Telescopic slides	SIII	199	79360		
					1		Identification label					
							Remote Cont. cable 3m	SIII	199	77490		
11					1 100		MEMORY MODULE 8K I, 2us	43II	027	73061		
							Configuration label					
1							MEMORY MODULE 16K 1,2u	1				
					11		MEMORY MODULE 16K 0, 74	1				
++	-	-	+	-	505	Moos	MEMORY MODULE 8K I, 2us	14377	027	73060		
							121.31					_
					285	MOI6	MEMORY MODULE 16K I, 2u	SIII	199	76240		
							or	4322	027	69690		
	1			-	P850	5 MOI6	MEMORY MODULE 16K 0,7u	5111	199	74900		
			1	T	P85	NO20	Multiplex card	SIII	199	79330		
	- 1	-	-			100	Standard cable breaks3	1				
	- 1					1119		SIII				
1 1							Connector 2xI3 pins	2411	029	IISOI		
1 1		1	1	1			Screw CM3xIO 4	1				
							Packing	SIII	199	78220		
								×5111	199	88410		
	-		-	+	1-							
							ACTUAL CONTRACTOR ACTUAL					
							no letter (* 1925 – 1925 – 1926)					
	-									1 10/1 1		
				1			AND THE CAME IN COLUMN					
	- 1		i									
		İ		1			The state of the state of					
				1			West State Library of the National Property and National Property			V 60-71		
			-	1			CIN	VI				,

& des fiers interless tie s iprafaud furrie que CE seri barts miter safeir Coprior do \$76 B Huma de Home 50 August Mannague PARIS So 87 PARIS 67 S 5111

Shifting or move to three dection of any frame orbitales is not promoting sections written authority frame

	-			***** N.				** ************************************	Pre 9" N1" 0" (1)	a Law bear that have a directal	WORKSHIP TO THE PERSON	-fa
HAUD TENT						1	TYPE NUMBER:	DESCRIPTION:	12NC NUMBER:	1	0/	h
HO P	н	PH.	PH3	PHS	YTC	QTY			·	REMARKS:	IM.	NA.
							P 849 010	RACK EXTENSION 4 CARTES EMEALLAGE MIT FIXATION CAPLES	5111 199 82260 5111 199 82730 5111 199 79960	•		
			14		•		P 849 011	MACK EXTENSION 22 CARTES BON CABLE FEMALLAGE KIT FIXATION CABLES				-
							P 649 013	PACK EXTENSION 22 CARTES EMPALLAGE RIT FIXATION CARLES	5111 199 84840 5111 199 82720 5111 199 79340			
							P 849 018	RACK EXTENSION 11 CARTES EMBALLAGE KIT FIXATION CABLES	5111 199 82780 5111 199 82720 5111 199 79950			1
							P 249 019 .	MACK ALIMENTATION MODULATED	5111 199 84560 5111 199 82730			
							P 849 016	CABINET 36 U - 19 POUNCES EMBALLAGE	5111 199 83040 5111 199 81240			-
							P 849 116	MBINET EXTENSION 36 U - 19 FOUNCE.	5111 199 83030 5111 199 81240			
	1			Ė	-	T	P 849 017	CABINET 36 U - 19 POUNCES EQUITE EMBALLAGE FIT BASIC SPARS PARTS	5111 199 81610 5111 199 81240 5111 199 81130			***
								CABINET EXTENSION 360 - 19 POUCES EMBALLAGE EIT BASIC SPARE PARTS	5111 199 81620 5111 199 81620 5111 199 81240 5111 199 81130			
							P 849 040	ENDEMPLE: 2 VERTILATEURS	5111 199 82850			
-	-		_				P 843 041	DESERVED 4 VENCILATIONS	5111 199 82860			
_							P 849 042 ·	KIT BASIC SPARS PARTS	5111 195 85000 5111 199 81170			
							P 649 043	POWER DISTRIBUTION PANEL 25A SIT BASIC STARE PARTS	5111 199 85010 5111 199 81170			
							P 849 044	PLICSTERES TELESCOPIQUES ADAPTATIO	5111 199 82980			
1		-					P 849 045 ·	PLIDSIERYS TELEDUCPIQUES FOUR FRO	5111 139 02590			
	2			ļ	_	2		PARTEAU 1 U	5111 199 82870			_
1	1			_		1.1		PANNEAU 3 U	5111 199 55260			_
	4				ļ	1		PANNEAU 5 U	5111 199 85250			_
-							2 849 049	PARRIEAU 7 U	5111 199 85240			_
1		•		-	-	-	P 849 002	WENERAL PUPPOSE CARD	3111 199 85800	-		_
-	-			-	-	-	P 649 005 .	DONNECTEUR MALE (PERIPHERIQUE)	2411 029 11032			_
-	_			-	-	-	P 849 006	CONNECTEUR FEMELIE EQUIFE	5111 199 81220			
-	-			-		-	P 849 012	DEBREAL PURPORT CARD INCERPACE	5111 199 82030	-		_
+		-		-		-	P 849 035	COMMENTED H MALE(COTE 1/0 EUG) .	1411 029 11033			
-	_			_			P 849 036 .	CONVECTEUR FEMALLS FOR IIS	1411 029 11024			_
1.	1			_			P 849 015	CO EXTENDER; INCLUS CABLES 5M	5111 199 62570			
							849 115	AMES ON 5M	5111 199 81210			
-	_			_	_		P 849 215	TABLES ET BOTHIERS POUR LESS SIGNA	ាំ <u>)111 199 8013</u> 0		2	Ī
-	-						P 849 315	CO EXTENDER INCLUS CABLE 5M(F850)	5111 199-79450)		Ī
-	_			1	-		P 849 031 .	70 EXTENDER DNA INCI CABLES 5M.	5111 199 8569			
-	-			-	_		2 849 003	PROLONGATEUR DOUBLD	6111 199 88686)		
	_				1		2 849 004	ROLONGATEUR SIMPLE	\$111 199 88690			
							. 649 050 .	CONTROL FANEL PESTATIF FOUR PESO II	1 .			Г
1	_						F 849 055	CONNECL PANEL POSTATIF FOUR FASOM	5111 199 7939	0		
							DE	CIM	IE	N		

TESCOTE TO

4 det fair fairthe best promise formanders sort services and services

Education contract and contract

and lich us race to third parties in any furnitable section and permitted authout written author to from

O.K. P. E. Lake O. W. E. Lines Selve MODILST COMMERCIAL CORRESPONDING MASTER NUMBER DUANTITIE'S PER 12NC NUMBER: \$3446 01 DESCRIPTION : INSTALLATION PHASE CRD TYPE NUMBER! REMARKS: TTO YTESHY LING SHO ING :10: P 852M 016 Memory module 16K 8222 297 0793 Packing 5111 199 7822 P 643M 020 Multiplex card 5111 199 7933 Cable for break 5111 199 7963 Connector holder 5111 100 1954 Connector 2 x 13 pins 2411 029 1120 Screw CM 3 x 10 2522 002 41099 5111 199 7822 Packing if extension Р 6634 052 Integrated circuit 1821 5111 010 0182 Female plug F088 2422 024 88003 P 852N 030 Mini panel 5111 199 7577 Control panel 5111 199 8145 P 849 052 Portable control panel 5111 199 7757 P 843 025 General purpose card 5111 199 7938 Packing 5111 199 7822 P 843 026 G P Card with hole pattern 5111 199 8251 Packing 5111 199 7822 P 843 021 Female connector 74 pins 2411 029 11024 2 x Screw CM 3 x 10 2522 002 41099 2 x Vasher 23 U 2511 618 37003 P 845 022 Female connector 26 pine 2411 029 11204 Connector holder 5111 100 19541 4 x Screw CM 3 x 10 2522 002 41099 4 x Washer 200' 2511 618 37003 P 843 027 10 x Circuit integré REC 0612 5111 010 00612 10 x Circuit Integré 1801 5111 010 01801 P 843 035 Extender board 5111 199 7802 Packing. 5111 199 7801 P 843 135 Extender board CEE'd ADAP 5111 199 7793 1 P 624 040 Control unit 5111 199 7817 5111 199 8841 Strap Packing 5111 199 7822 x if extension P 824 001 Disc x 1215.001 5111 199 7748 P 824 002. Dicc x 1215.002 5111 199 7991 P 824 100 5122 0gi 0225 Cartridge for X 1235 1 P 833 001 / Cansette type EIA A-35 5111 199 0043

QUANTITIES PER INSTALLATION P		CCTTERCIAL TYPE NUMBER:	CORRESPONDING MASTER NUMBER	12NC NUMBER:	\$ 3446 or	•
HO PHI PHZ PHY			20 40444 504	at the st	REMARKS:	i-Ak
		P 840 603	Control unit LP. CK 2 Straps Packing	5111 199 7818 5111 199 8641 5111 199 7622	if extension	
	-	P 806 101	Card Reader M200	5111 199 8010		
1	1	P 810 040 /	Control unit) P Strap Packing	5111 199 7747 5111 199 8041 5111 199 7822	if extension	
	1	P 809 002	Lino printer x 1415	5111 199 7658	···	
		P 010 001	Line printer DP 2310	5111 199 8568		
		P 811 001	Line printer DP 2420	5111 199 8569		,
	,	P 812 001	Line printer DP 2440	5111 199 8430		
		P 801 040	Control unit PTR Strep Packing	5111 199,7746 5111 199 0041 5111 199 7822	vif extension	
!	1	P 840 001"	Control unit PTR PTP 2 Strap Packing MCRP	5111 199 7745 5111 199 0041 5111 199 7022	if extension	
		P.840 002	Control unit CTR CTC V21, 3 Straps Pucking MCU 3	5111 199 7019 5111 199 8041 5111 199 7022	if extension .	
	1	P 801 CO1 /	1TR 333	5111 129 6454		
		P 002 001	FTR 600	5111 199 6453		Ť
	1	P 905 001 /	PTP 75	5111 199 0432		
		P 804 001	PTP 150	5111 199 0431		
		P 818 040	Control unit V 24 Strap Packing	5111 199 7744 5111 199 8041 5111 199 7022	if extension	
		P 641 001	ASR 33.	5111 79.8330		
		r 841 002	ASR 35	5111 199 8329		
		P 841 003 .	KSR 33	5111 199 9827		
		P 641 004	KSR 35	5111 199 9020		1
1	1	P 842 001	Chiracter printer (Y 24)	5111 139 7947		•
		1 842 002,	Character printer (TTY) ·	5111 199 7705		
		P 837 001	p100 1W	5111 199 7682		
	 1	P 837,002 .	DICE 2W	5111 199 7740		
		P 643 010	Stabilizer RG 1 Rectifier RD 1 Packing for RD 1	51111199 8716 5111 199 6511 5111 199 8129		