

## CHAPTER 1 - INTRODUCTION

## CHAPTER 2 - SELECTOR UNITS

2.1	GENERAL .....	2/1
2.2	SELECTOR UNIT MODULAR LOCAL (SUML) .....	2/3
2.2.1	Operation in Brief of SUML .....	2/5
2.3	SELECTOR UNIT MODULAR REMOTE (SUMR) .....	2/8
2.3.1	Operation in brief of SUMR .....	2/10

## CHAPTER 3 - TRANSFER UNIT (TFU)

3.1	GENERAL .....	3/1
3.2	OUTPUT DATA FROM CHRT .....	3/3
3.3	INPUT DATA TO CHRT .....	3/3
3.4	TEST .....	3/3

## CHAPTER 4 - CONTROL PANELS

4.1	GENERAL .....	4/1
4.2	SYSTEM OPERATOR'S PANEL (SOP) .....	4/1
4.2.1	Safety Key Switch .....	4/1
4.2.2	Display Indicators .....	4/3
4.2.3	Operator Toggle Switches or Buttons .....	4/4
4.2.4	Test Panel .....	4/5
4.3	COMPUTER FULL PANEL .....	4/7
4.3.1	Display Lamps .....	4/7
4.3.2	Data Switches .....	4/8
4.3.3	Register Address Switches .....	4/8
4.3.4	Control Buttons .....	4/8
4.3.5	Mode Buttons .....	4/9
4.3.6	Service Buttons .....	4/10
4.4	COMPUTER FULL PANEL OPERATION .....	4/11
4.4.1	Loading and Display Facilities .....	4/11
4.4.2	Manual Program Control .....	4/11
4.5	EXTENDED CONTROL PANEL .....	4/13
4.5.1	Display Lamps .....	4/13
4.5.2	Address Switches .....	4/13
4.5.3	LOAD Switch .....	4/14
4.5.4	PRESET Switch .....	4/14
4.5.5	Read Memory Procedure .....	4/14
4.5.6	Load Memory Procedure .....	4/14

## CHAPTER 5 - INITIAL PROGRAM LOADER

## CHAPTER 6 - TRAP FACILITY

TABLE OF CONTENTS (continued)

	PAGE
CHAPTER 7 - INTERRUPTS	
7.1 REASONS .....	7/1
7.2 OUTLINE .....	7/1
7.3 SEQUENCE OF EVENTS .....	7/1
7.4 STANDARD INTERRUPT LEVELS .....	7/6
CHAPTER 8 - STANDARD CHANNEL UNIT ADDRESSES	
CHAPTER 9 - PROGRAMMED CHANNEL	
9.1 GENERAL .....	9/1
9.2 I/O INSTRUCTIONS .....	9/1
9.3 CHANNEL UNIT STATES .....	9/2
9.4 PROGRAMMED CHANNEL, INHIBIT (OR WAIT) MODE ...	9/3
9.5 PROGRAMMED CHANNEL, INTERRUPT MODE .....	9/5
CHAPTER 10 - INPUT OUTPUT PROCESSOR (IOP)	
10.1 CONFIGURATION .....	10/1
10.2 INSTRUCTIONS AND CONTROL WORDS .....	10/4
10.3 MODES OF OPERATION .....	10/6
CHAPTER 11 - THE TOSS MONITOR	
11.1 GENERAL DESCRIPTION .....	11/1
CHAPTER 12 - INTERRUPT HANDLERS	

TABLE OF CONTENTS (continued)

	PAGE
CHAPTER 13 - INPUT/OUTPUT DRIVERS	
13.1	GENERAL ..... 13/1
13.2	DRIVER STRUCTURE ..... 13/3
13.2.1	Activation of Request ..... 13/3
13.2.2	Interrupt Handler ..... 13/4
13.2.3	Procedure Handler ..... 13/4
13.2.4	Termination of Request ..... 13/4
13.2.5	Abortion of Request ..... 13/4
13.2.6	Power-On Initialization ..... 13/5
13.2.7	Support Routines ..... 13/5
13.2.8	Environment ..... 13/5
13.2.9	Register Usage Conventions ..... 13/5
13.2.10	I/O Request Flow ..... 13/6
13.3	DRIVER FOR LOCAL & REMOTE TERMINALS (DRRT01). 13/9
13.3.1	General ..... 13/9
13.3.2	Modules in DRRT01 Used by Device Drivers .... 13/14
13.3.3	Activation of Device Drivers from DRRT01 .... 13/18
13.3.4	Interface Program for CHLT and CHRT ..... 13/19
13.3.5	Functions of DRRT01 ..... 13/23
13.3.6	Starting of Channels ..... 13/28
13.3.7	Output Administration ..... 13/29
13.3.8	Input Control ..... 13/29
13.3.9	Longitudinal Redundancy Check Control ..... 13/31
13.3.10	SYN Transmission ..... 13/31
13.3.11	Time Supervision of Data Request and Block Control Characters ..... 13/32
13.3.12	TFU Loop Switch and Test of Remote Line .... 13/33
13.3.13	Error Accumulators ..... 13/35
13.3.14	The Log Function ..... 13/35
13.4	PTS 8000 LOCAL & REMOTE TERMINAL DRIVERS .... 13/36
13.4.1	ASCU4Z & SALCUZ Configuration ..... 13/36
13.4.2	Driver Switching in PTS 6800 ..... 13/36
13.4.3	Device Connections to ASCU4Z & SALCUZ ..... 13/38
13.4.4	DRAS01 & DRSL01 Channel Work Tables ..... 13/40
13.4.5	Output to ASCU4Z ..... 13/42
13.4.6	Output to SALCUZ ..... 13/42
13.4.7	Display Indicator Output ..... 13/42
13.4.8	Input from ASCU4Z & SALCUZ ..... 13/43
13.4.9	Recovery ..... 13/43
CHAPTER 14 - THE DISPATCHER	
14.1	GENERAL ..... 14/1
14.2	DISPATCHER QUEUE ..... 14/3
14.3	PENDING QUEUE ..... 14/4

TABLE OF CONTENTS (continued)

		PAGE
CHAPTER 15 - MONITOR TABLES		
15.1	GENERAL .....	15/1
15.2	SYSTEM TABLE (SYSTAB) .....	15/3
15.3	SYSTEM CONTROL TABLE (SCT) .....	15/3
15.4	TASK CONTROL TABLE (TCTAB) .....	15/7
15.5	TASK TABLE (TTAB) .....	15/8
15.6	COMMON DEVICE TABLE (CDTAB) .....	15/11
15.7	DEVICE WORK TABLE (DWT) .....	15/12
15.8	DRIVER ADDRESS BLOCK (DAB) .....	15/17
15.9	MONITOR BLOCKS .....	15/18
CHAPTER 16 - REAL TIME CLOCK		
16.1	GENERAL .....	16/1
16.2	CLOCK ROUTINES .....	16/2
CHAPTER 17 - POWER FAILURE / AUTOMATIC RESTART		
17.1	GENERAL .....	17/1
17.2	LIMITS .....	17/1
17.3	POWER FAILURE / AUTOMATIC RESTART ROUTINE ...	17/2
CHAPTER 18 - MEMORY MANAGEMENT IN THE TOSS MONITOR		
18.1	GENERAL .....	18/1
18.2	MEMORY MANAGEMENT UNIT (MMU) .....	18/2
18.2.1	MMU Structure .....	18/2
18.2.2	Address Translation .....	18/2
18.3	MMU PAGING ONLY .....	18/4
18.4	DISK PAGING, NO MMU .....	18/5
18.5	DISK AND MMU PAGING TOGETHER .....	18/8
18.6	MONITOR TABLES USED BY MEMORY MANAGEMENT ...	18/8
18.6.1	Segment Block Table (SEGTAB) .....	18/9
18.6.2	Page Block Table (PAGTAB) .....	18/11
18.6.3	Swappable Work Block Table (SWBTAB) .....	18/12
18.7	I/O HANDLING IN MMU SYSTEMS .....	18/13
18.7.1	Normal Output Request .....	18/13
18.7.2	Normal IOP Output Request .....	18/13
18.7.3	Normal Input Request .....	18/14
18.7.4	Normal IOP Input Request .....	18/14
18.7.5	Data Communications Input Request .....	18/14
18.7.6	Data Communications Output Request .....	18/14
18.7.7	Control Requests .....	18/14

TABLE OF CONTENTS (continued)

	PAGE
CHAPTER 19 - DATA MANAGEMENT	
19.1	GENERAL ..... 19/1
19.2	ACTIVATION HANDLER (TIODM) ..... 19/1
19.3	DATA MANAGEMENT TASK (DMTASK) ..... 19/2
19.4	MONITOR TABLES ..... 19/2
19.4.1	File Work Table ..... 19/3
19.4.2	Layout of a Record in an Index File ..... 19/7
19.4.3	Layout of a Master Index in Memory ..... 19/7
19.4.4	Current Record Number Handling ..... 19/8
19.4.5	Exclusive Access ..... 19/9
19.5	BUFFER MANAGEMENT ..... 19/10
19.5.1	Get and Release a DM Buffer ..... 19/11
19.6	QUEUEING ..... 19/12
19.6.1	File Request Queue ..... 19/12
19.6.2	Pending Queue for DM Task ..... 19/12
19.6.3	Device Queue for Physical I/O ..... 19/12
19.6.4	Assign Queue ..... 19/12
CHAPTER 20 - CREDIT TABLES	
20.1	TASK CONTROL AREA (T:Axy) ..... 20/1
20.2	DESCRIPTOR TABLE LAYOUT (D:zzz0) ..... 20/5
20.3	TERMINAL CLASS DESCRIPTION TABLE (T:Dxy) ... 20/6
20.4	USER WORKBLOCK CONTROL TABLE (U:BTAB) ..... 20/8
20.5	SWAPPABLE WORK BLOCK CONTROL TABLE (S:BTAB) . 20/8
20.6	INTERPRETER POINTERS AND STATUS ..... 20/9
20.7	ADDRESSING ..... 20/10
CHAPTER 21 - MMU TABLE	
CHAPTER 22 - LAYOUT OF P:PIL	
CHAPTER 23 - LAYOUT OF CODE PAGE	

TABLE OF CONTENTS (continued)

	PAGE
CHAPTER 24 - SYSTEM LOADING PROCEDURE (SYSLOD)	
24.1	INTRODUCTION ..... 24/1
24.2	I/O REQUIREMENTS ..... 24/1
24.3	LOADING PROCEDURE ..... 24/1
24.4	APPLICATION LOADING ..... 24/1
24.4.1	Memory Layout after Application Loading ..... 24/2
24.5	READING THE CONFIGURATION FILE ..... 24/3
24.5.1	Resulting Memory Layout ..... 24/3
24.6	MONITOR CONFIGURATION ..... 24/4
24.6.1	Building Monitor Tables ..... 24/4
24.6.2	Workblocks ..... 24/4
24.6.3	Buffers ..... 24/4
24.7	APPLICATION CONFIGURATION ..... 24/5
24.7.1	Generating the Data Division ..... 24/5
24.7.2	Generating the Tasks ..... 24/5
24.8	ALLOCATION RULES ..... 24/6
24.8.1	Task Window ..... 24/6
24.8.2	Resulting Logical Task Window ..... 24/7
24.9	MEMORY LAYOUT AT END OF APPLICATION CONFIGURATION ..... 24/8
24.10	CREDIT APPLICATION IN SECONDARY MEMORY ..... 24/9
24.10.1	Segment Table (S:GTAB) ..... 24/10
24.10.2	Program Table (P:MTAB) ..... 24/11
CHAPTER 25 - SYSTEM GENERATION	
CHAPTER 26 - TROUBLE SHOOTING	
26.1	SOP LAMPS ..... 26/1
26.2	ACTIONS BEFORE TAKING A DUMP OF MEMORY ..... 26/2
26.3	MEMORY DUMP ..... 26/3
26.3.1	Problem with a Single Workstation ..... 26/3
26.3.2	Problem Workstation Unknown ..... 26/3
26.3.3	Problem with Multiple Workstations ..... 26/3
26.3.4	Reading the Dump ..... 26/4
26.4	ADDRESS TRANSLATION VIA MMU ..... 26/6

TABLE OF CONTENTS (concluded)

	PAGE
CHAPTER 27 - REFERENCE	
CDTAB .....	27/1
CRN .....	27/2
CWTLTy .....	27/3
DAB .....	27/4
DISQUE .....	27/5
DMBUF .....	27/6
DRDI01 .....	27/7
DRDY01 .....	27/9
DRGPO1 .....	27/10
DRKB01 .....	27/11
DRKB03 .....	27/12
DRTPO1 .....	27/13
DRTPO2 .....	27/14
DRTPO3 .....	27/15
DRTW01 .....	27/18
DSCB .....	27/19
DWT .....	27/20
D:zzz0 .....	27/21
EAL .....	27/22
EWI .....	27/23
FWT .....	27/24
PAGQUE .....	27/27
PAGTAB .....	27/28
PENDQUE .....	27/29
PFTAB .....	27/30
PSW .....	27/31
P:MTAB .....	27/32
P:PIL .....	27/33
SCT .....	27/34
SEGMENT .....	27/36
SEGTAB .....	27/37
SWBTAB .....	27/38
S:BTAB .....	27/39
S:GTAB .....	27/40
TCTAB .....	27/41
TIMQUE .....	27/42
TTAB .....	27/43
T:AID .....	27/44
T:ATAB .....	27/45
T:Axy .....	27/46
T:Dxy .....	27/47
U:BTAB .....	27/48

## 2 SELECTOR UNITS

2-1	Selector Unit Configurations .....	2/2
2-2	Basic Structure of a Modular Selector Unit .....	2/3
2-3	Message Transfer between CPU, CHLT, SUML, and I/O Devices .....	2/6
2-4	The Structure of the SUMR .....	2/8
2-5	Data Format Message .....	2/11
2-6	Receipt Format Message .....	2/11
2-7	Formats of Messages to and from the SUMR .....	2/12
2-8	Layout of Output Messages from CPU to CHRT .....	2/13
2-9	Layout of Input Messages from CHRT to CPU .....	2/14
2-10	Output Message with Receipt, ACK or NAK .....	2/15
2-11	Single Character Output Transmission .....	2/15
2-12	Block Output Transmission .....	2/15
2-13	Simultaneous Output and Input, Character Transmission .....	2/16
2-14	Mixed Output to Terminal 0 and Terminal 1 .....	2/16
2-15	Example of Echo .....	2/16
2-16	A SER Message .....	2/17
2-17	Character-by-character Output Procedure; no Data Request .....	2/18
2-18	Character-by-character Input Procedure .....	2/19
2-19	Character-by-character Output Procedure with Data Request .....	2/20
2-20	Output Procedure with OBC and ABC .....	2/21
2-21	Block Output Procedure .....	2/22
2-22	Block Input Procedure .....	2/23
2-23	Channel Unit Internals .....	2/24

## 3 TRANSFER UNIT (TFU)

3-1	Transfer Unit (TFU) .....	3/1
3-2	System Configuration using CHRT, TFU, & SUMR ...	3/2

## 4 CONTROL PANELS

4-1	System Operator's Panel (SOP) .....	4/2
4-2	PTS 6805 and 6813 SOP's .....	4/2
4-3	Relationship between the Indicators and Interrupt Switches and the Bit Pattern of the Register specified by R .....	4/6
4-4	PTS 6805, 10, or 12 Computer Full Panel .....	4/7
4-5	PSW Display Format .....	4/8
4-6	SOP Switches used for Program Loading from various Media .....	4/10
4-7	Computer Full Panel, Load and Read Register Routines .....	4/12
4-8	Computer Full Panel, Load and Read Memory Routines .....	4/12
4-9	Extended Control Panel .....	4/13
4-10	ECP Procedure for displaying the Contents of Memory .....	4/15
4-11	ECP Procedure for loading Data into Memory .....	4/16



LIST OF FIGURES (continued)

	PAGE
5 INITIAL PROGRAM LOADER	
5-1 IPL, Bootstrap, Loader .....	5/2
7 INTERRUPTS	
7-1 Sample SYSTAB Listing .....	7/5
7.2 Standard Interrupt Levels .....	7/6-7/7
8 STANDARD CHANNEL UNIT ADDRESSES	
8-1 Standard Channel Unit Addressing .....	8/1-8/2
8-2 ASCU4Z and SALCUZ Channel Unit Addresses .....	8/3
9 PROGRAMMED CHANNEL	
9-1 Channel Unit States and State-switching .....	9/2
9-2 Programmed Channel, Inhibit Mode Sequence .....	9/4
10 INPUT OUTPUT PROCESSOR (IOP)	
10-1 Channel Unit Interrupt Lines, No IOP .....	10/2
10-2 Channel Unit Interrupt Lines with IOP .....	10/2
10-3 Address of a Channel Unit attached to an IOP ..	10/3
10-4 Layouts of WER and RER Instructions .....	10/5
10-5 Layouts of Control Words .....	10/5
12 INTERRUPT HANDLERS	
12-1 TOSS Component Overview .....	12/2
13 INPUT/OUTPUT DRIVERS	
13-1 TOSS I/O Request Flow .....	13/7
13-2 TOSS I/O and Dispatching .....	13/8
13-3 Driver Interfaces .....	13/10
13-4 LKM Request Sequence .....	13/11
13-5 Layout of Messages from CHRT to CPU (copy 2.9).	13/12
13-6 Channel Work Table and Associated Control Blocks .....	13/13
13-7 Terminal Queueing .....	13/28
14 THE DISPATCHER	
14-1 Task Scheduling .....	14/3

LIST OF FIGURES (continued)

	PAGE
15 MONITOR TABLES	
15-1 System Control Table (SCT) .....	15/4
15-2 Task Control Table (TCTAB) .....	15/7
15-3 Task Table (TTAB) .....	15/8
16 REAL TIME CLOCK	
16-1 Timer Queue .....	16/2
18 MEMORY MANAGEMENT IN THE TOSS MONITOR	
18-1 MMU Memory Addressing .....	18/3
18-2 PAGQUE and Associated Control Blocks .....	18/6
18-3 Segment Loading from Disk .....	18/7
18-4 Combined Disk and MMU Paging .....	18/8
26 TROUBLE SHOOTING	
26-1 MMU Address Translation .....	26/6