## D. 1 GENERAL

The Floating Point Processor (FPP) performs floating-point arithmetic operations by providing an extension to the CPU arithmetic section. The FPP comprises a single card located in a dedicated slot of the main chassis. The FPP operates with the CPU and the memory via the standard GP Bus, however, some dedicated wiring between the FPP and the CPU is used to increase operating speed

## D. 2 IOGIC IAYOUT

The floating-point operations are done between the floating-point accumulator (in the FPP) which contains the first operand, and the memory effective address which contain the second operand. The result is stored into the FPP accumulator or into the memory address, depending on the instruction Store indicator. Floating-point conversions are done between the FPP accumulator and the CPU internal registers A1, A2.
D. 3 The FPP logic (Figure D-1) performs complete parallel operation on all data. Data are transferred in and out of the FPP one word (16 bits) at a time The single-word exponent is loaded into the Exponent-Logic section and the double-word mantissa (or double-precision integer) is loaded into the MantissaLogic section. Processing is then done on the 48 bits in parallel. Ihetpf logic is completely microprogram controlled. The Commond/Timing logic section contains the FPP sequensor, instruction decode and control logic, status register, and most FPP input/output control signals.


## D. 4 INSTRUCTIONS

The FPP is operated by special floating-point instructions during the normal CPU programmed operation. The floating-point instruction is controlled by the CPU which is the Master of the dialogue and allows the FPP to execute the arithmetic operations. If the FPP is not installed in the system, an attempted floating-point instruction is trapped and a software subroutine may be initiated (if the subroutine , is not directly called by a Call Function instruction). The command codes and functions of all FPP instructions are shown in Figure D-2.

## D. 5 DATAFORMAT

The two types of duta handled by the FPP are floating-point data and doubleprecision integer data (following diagram). The FPP performs arithmetic operations on floating-point data only, and performs conversions between floating-point and integer data.


Double Precision Integer

\integer sign bit
Sign Bit: $0=$ positive number 1 = negative number
D. 6 Floating-Point Data

Floating-point data are real numbers contained in three 16-bit words: a doubleword mantissa and a single-word exponent.
D. 7 The mantissa is a fraction (<1), with the point considered to be at the extreme left of the data quantity bits. The mantissa must be left normalized, thus, the left data bit is a 1 for positive numbers (sign bit 0 ) and a 0 for negative numbers (sign bit 1). Input data are checked for normalization (by comparing the left-most data bit with the sign bit) and the tesult of any arithmetic operation is normalized. The numerical range of the mantissa is given in Figure D-3.
D. 8 The exponent is a single-precision integer with a range of $-2^{15}$ to $+2^{15}-1$. The range of the exponent and the range of the complete floating-point number (mantissa with exponent) is shown on Figure D-3.
D. 9 A floating-point data Zero is represented by three null words (mantissa and exponent). The FPP recognizes as Zero any data with a null mantissa, regardless of the value of the exponent. The FPP produces a null result under the following conditions:

- during FAD/FSU if both received and stored operands are null.
- during FMU if either received or stored operand is null.
- during FLD if the received operand is null.
- during FDV if the stored operand (dividend) is null.

If the received operand (divisor) for an FDV command is null, the FPP sets Divide-by-Zero error status and does not change the stored operand.
D. 10 The mantissa of all floating-point operands, other than null, must be normalized. If any unnormalized mantissa is received, the FPP sets UnnormalizedOperand error status and does not change the stored operand. All FPP operation results other than null are normalized.
D. 11 Integer Data

The integer (Figure D-3) is a double-precision whole number with a sign bit and 30 quantity bits. The range is from $-2^{30}+0+2^{30}-1$.



## D. 12 OPERATIONAL FLOW

The FPP logic is microprogram controlled. Figure D-4 is a flow diagram of all FPP operations. Each microinstruction is represented by a single block, with the microprogram address shown (in hexadecimal) in the upper-left corner of each block.
D. 13 The paths from one microinstruction to another are controlled by the microprogram address control (paragraph D.25). Each microinstruction specifies the address of the next microinstruction, either directly (explicit address) or according to certain branch conditions: IDLE, TEFL, OPER, FIX, RESULT. These branch conditions are shown in Table D-1. The contents of the Address ROM are listed in Table D-2.

## D. 14 Start of Commands

The FPP goes to the Wait ( $/ 00$ ) microinstruction upon the completion of any previous command or when the system Master Clear (MCL) is pressed. The FPP stays at Wait until a command is received from the CPU.

## D. 15 FFL Command

For the FFL Command, the first part of the mantissa is loaded into the $M$-register left half during microinstruction Wait (/00). A constant of 30 is loaded into the exponent register $E M$, and then cycled through EALU to EFB.
D. 16 The flow branches via IDLE to microinstruction RDM2 (/01) where the second half of the mantissa is loaded into M-register right half. The complete $M$ register is then loaded into the ALU. The flow now branches via TEFL to microinstruction RESALU (/03). The complete mantissa is loaded from the ALU into floating-point accumulator FA. The exponent of 30 is loaded into register EF, while EALU is reset to zero. The flọw branches via RESULT to analyze the result of the operation.


Table D-I Next Address Branch Conditions (A)

NEXT ADDRESS GENERATION (NAGN) CONTROL BITS

| Type |  | SEL Code | Address Source (active low) |  |  |  |  | $\begin{gathered} \text { T4 } \\ \text { SEQ } \end{gathered}$ |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  | HSNA0-1-2 | SNA3 | SNA4 | SNA5 | SNA6 | SNA7 |  |
| $\begin{aligned} & \hline \text { EXPLICIT 0 } \\ & \text { EXPLICIT } \end{aligned}$ |  | $\begin{array}{llll}0 & 0 & 0 \\ 1 & 0 & 0\end{array}$ | RAO | RAI | RA2 | RA3 | RA4 | - |
|  |  | 001 | 0 | 0 | 0 | 0 | FLOACT |  |
|  |  | 010 | 0 | 0 | 0 | K09 | K10 | - |
|  |  | 0111 | 0 | Albufz | Albufo | Albufi | albuf 2 | * |
|  |  | 101 | efboo | Albufz | ealuoo | EQMI | 0 | - |
|  |  | 110 | erboo | EM00 | Ealuoo | EQM I | DGC |  |
|  |  | 111 | Q310 | Albufz | KDVFLD | K06 | AlBUF2Z |  |

FLOACT - 1: fFX instruction
ALBUF 7-1: $(M)$ - 0 ; received mantissa is zero
ALBUFO : overflow bit
AlBUE2 $\quad$ itrissa sign bit
ALBUF2 : first, data bit $\left(2^{-1}\right)$ verifies if mantissa is normalized
ALBUF22: 1: (FA) 0 ; stored mantissa is zero
Q31D:1: sign-bit and ist-bit un-alike; operand is normalized
KOS 0 : Add/Subtract; $K 06=1$ : multiply/divide
$D G C=1$ : Data Greater than Constant (30)

| IDIE |  | EFL |  |
| :---: | :---: | :---: | :---: |
| Control | Next Address | Control | Next Address |
| FlOACI <br> (Bus Timing <br> from (PU) |  | K09, 10 |  |
|  |  | 00 | 03-RESALU (if FFL) |
| 0 | 01 - RDM2 | $\begin{array}{ll}0 & 1 \\ 1 & 0\end{array}$ | 04-RDEXP |
| 1 | 02 -FFX |  |  |

OPER

| Control |  |  |  |  | Operation |  | Next Address |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| $\begin{gathered} (M 0 \times M 1) \\ \text { Q31D } \\ \hline \end{gathered}$ | $\begin{gathered} A \text { ABUFZ } \\ (\text { mant } . ~ \\ \text { m } \end{gathered}$ | Cammand Decode |  | $\begin{gathered} A L B U F 27 \\ \text { (mant. } B=0 \text { ) } \\ \hline \end{gathered}$ |  |  |  |
|  |  | KDVFLD | K06 |  |  |  |  |
| 0 | 0 | $\times$ | $\times$ | $\times$ | Mantissa unnormalized ERROR O3ID $=M 0 \times M 1=0$ |  | 16-UNMOP |
| 0 | 1 | 0 | 0 | 0 | fadsu | (Operand Null) | 10-RESFA |
| 0 | 1 | 0 | 0 | 1 |  |  | 12-RESNU |
| 0 | 1 | 0 | 1 | 0 | FMU |  |  |
| 0 | 1 | 0 | 1 | 1 |  |  |  |
| 0 | 1 | 1 | 0 | 1 | FID |  |  |
| $\begin{aligned} & 1 \\ & 1 \end{aligned}$ | $\begin{aligned} & 0 \\ & 0 \\ & \hline \end{aligned}$ | 0 | 0 | $\begin{aligned} & 0 \\ & 1 \end{aligned}$ | FADSU |  | $\frac{11-\text { TSTEXP }}{13-R E Q P M M}$ |
| 1 | 0 | 0 | 1 | 0 | FMU |  | 18-MUL |
| 1 | 0 | 0 | 1 | 1 |  |  | 12-RESNU |
| 1 | 0 | , | 0 | 0 | FLD |  | 14-REOM |
| 1 | 0 | 1 | 0 | 1 |  |  | T4-REOM |
| 1 | 0 | 1 | 1 | 0 | FDV |  | 15-DIVI |
| 1 | 0 | 1 | 1 | 1 |  |  | 12-RESNU |
| 1 | 1 | $\times$ | X | $\times$ |  |  |  |

Q3ID $=1$ : sign-bit and lit-bit un-olike; operand is normalized.
ALBUFZ $=1: \quad(M)=0$; received mantissa-A is zero
ALBUF2Z $=1: \quad$ (FA) $=0$; stored mantisso-B is zero.
K06 $=0$ - Add/Subtract; K06 $=1$ : Multiply/Divide

| Control |  |  |  |  | Operation | Next Address |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| EFBO | Alburz | ealuoo | $\begin{gathered} \text { EAEB } \\ (E Q M 1) \end{gathered}$ | SNA7 |  |  |
| 0 | 0 | 0 | 0 | 0 | EFB>30 | IA-OVXDV (EFB-30-1>0) |
| 0 | 0 | 0 | 1 | 0 | EAEB $1 \Rightarrow$ EALUO -1 |  |
| 0 | 0 | 1 | 0 | 0 | 0 EFP $<30$ | 19-DENORM |
| 0 | 0 | $\frac{1}{x}$ | 1 | 0 | EFB 30 | 10-RESFA |
| 0 | 1 | X | 0 | 0 | Mantissa $=0$ | 12-RESNU |
| 0 | 1 | 0 | 1 | 0 |  |  |
| 0 | $\frac{1}{x}$ | \% | 1 | 0 | EFB $=30$ | 12-RESNU |
| $\times$ | X | X | x | I | - + |  |
| 1 | X | X | X | X |  | 12-RESNU |

Exponent<0 (negative); number $<1$ absolute value; may not be changed to fixed-point number.

| Contiol |  |  |  |  | Compare Exponent | Next Address |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Efbo | EM00 | Ealuoo | EAEb | DGC |  |  |
| 0 | 0 | 0 | 0 | 0 |  |  |
| X | 1 | 0 | 0 | 0 | $E M<E F B<E M+30$ | IC-ALGM |
| 0 | X | 0 | 0 | - | $E M+30 \leq E F B$ | 10-RESFA |
| - | $i$ | 0 | 0 | i | EM +30 - ErB $<0$ |  |
| 0 | 0 | 0 | 1 | $\times$ |  | if EALU00 $=0 \rightleftharpoons$ EAEB $=0$ |
| 0 | 0 | 1 | 0 | 0 |  |  |
| 1 | 0 | 1 | 0 | 0 | EFB $<E M-30$ | 13-REQPMM |
| 1 | 1 | 1 | 0 | 0 |  | H-REOPMM |
| 1 | 0 | 0 | 0 | $\times$ | $E F B<E M-215$ |  |
| 0 | 0 | 1 | 0 | 1 |  |  |
| , | 0 | 1 | 0 | 1 | $\mathrm{EM}-30 \leq \mathrm{EFB}<\mathrm{EM}$ | ID-ALGFA |
| 1 | 1 | 1 | 0 | 1 |  |  |
| 0 | 0 | 1 | 1 | 0 |  | if EAEB $=1 \Rightarrow$ DGC $=0$ |
| 0 | 0 | 1 | 1 | 1 | $0 \leq E F B=E M$ | IB-ADSUM |
| 1 | 1 | 1 | 1 | 1 | $E F B=E M<0$ |  |
| 0 | 1 | 1 | 1 | 1 |  | EFOO $\neq$ EMOO $\triangle$ EAEB $=0$ |
| $\times$ | 1 | 0 | 1 | $\times$ |  |  |
| x | 1 | 1 | 1 | 0 |  |  |
| 1 | 0 | $\times$ | 1 | $\times$ |  |  |

DGC $=1$ : Data Greater than Constant (30).
EAEB - 1 : Exponents are the same.
EALU00 = 1: Output of EALU $\leq$ Constant (30).
resul

| Control |  | Operation | Next Address |
| :---: | :---: | :---: | :---: |
| Albufz | ALbuF0, 1, 2 |  |  |
| $\begin{aligned} & 0 \\ & 0 \end{aligned}$ | $\begin{array}{lll}0 & 0 & 0 \\ 1 & 1 & 1\end{array}$ |  | 07-UNNORM |
| $\begin{aligned} & 0 \\ & 0 \\ & \hline \end{aligned}$ | $\begin{array}{lll} 0 & 0 & 1 \\ 1 & 1 & 0 \\ \hline \end{array}$ |  | 05-RESULT |
| 0 | $\begin{array}{llll} & 1 & \\ 0 & 1 & x \\ 1 & 0 & x\end{array}$ | Overflow | 06-OVF |
|  | 000 | Result = zero | OF-FXZEX |
| 1 | ( 70 ) |  | - |

Overflow occurs when the two most-significant bits are different after the 32 bits are adjusted ight, for operands between -230 and $+230-1$ inclusive (limit of fixed-point numbers)
$A L B \cup F Z=1$ : mantissa is zero
Albufo
AlbuF2
overflow bit
mantissa sign bit
first data bit $(2-1)$ verifies if mantissa is normalized

Table D-2 Address ROM (RAD) Listing

FLOATING POINT ADDRESS STORE

| fAPIP | DATA | /00FF LEADINGFF |  |
| :---: | :---: | :---: | :---: |
| FNAXOL | fras | 0008300 CAO 03030 F | EXPLICIT ZERO |
| FNAXOH | fPAS | 533 D 3 BE955000000 |  |
| FNAIDL | fras | 0000000000000000 | IDLE |
| FNAIDH | fras | 0000000000000021 |  |
| FNARML | fPAS | 0000000000000000 | RDM2 |
| FNARMH | fras | 0000000000004443 |  |
| fNAREL | fras | 0000000000000000 | RESU'LT |
| FNAREH | fPAS | $0000000 F 75666657$ |  |
| FNAXIL | fras | 0 FB 000000070 B 000 | EXPLICIT ONE |
| FNAXIH | fras |  |  |
| FNAFXL | fras | 0202020200020002 | fix |
| FNAFXH | fPAS | 020202020009000 A |  |
| FNAAGL | fras | В 0 D 3000 C 00 D 30033 | ALIGNMENT |
| FNAAGH | fras | 0000000 CB 0 D 3000 C |  |
| FNAOPL | fras | 0000000025442831 | OPERAIION |
| fNAOPH | fras | AA22222066666660 |  |

## D. 17 FFX Command

For the FFX command, no data is loaded during the Wait microinstruction (/00).
A constant of 30 is loaded into exponent register EM. This constant, plus one, is then subtracted from the exponent in EFB and the difference is placed in EALU. The CPU command signal FLOACT is received as part of the FFX command, and the flow branches via IDLE to microinstruction FFX (/02). The exponent difference from 31 is loaded into the CT counter, and the mantissa is loaded into accumulator FA.
D. 18 The branch condition FIX tests the exponent to determine if and how the mantissa must be modified for conversion to a double-precision integer:

- If either the mantissa (FA) is zero or the exponent (EFB) is negative, the flow branches to RESNU (/12) where both registers are reset to zero. This Reset-Null operation is completed in the RESALU (/03) microinstruction as the flow moves to the RESULT branch.
- If the exponent (EFB) is precisely 30 , the mantissa can be used directly, without any change. The flow branches directly to microinstruction RESFA $(10)$.
- If the exponent (EFB) is greater than 30, the conversion to an integer is not done. The flow branches to microinstruction RESFA (/10), via microinstuction $\operatorname{OVXDV}(/ \mid A)$ where the Overflow interrupt is set.
- If the exponent (EFB) is between 1 and 29 inclusive, the DENORM (/19) microinstruction is performed to convert the mantissa to an integer with the number of significant digits specified by the exponent. The mantissa is shifted right, end-off; the number of shifts is controlled by the CT counter which is loaded by the Wait microinstruction at the start of the FFX command.
The two FFX operations, other than the Null and the Overflow, pass via microinstruction RESFA (/10) to the FXZEX (/OF) branch of RESULT. The sequensor is resynchronized during the cycles UPDA by signals BOFFN and BSYCPUAN/BN to the logic for T3D.


## D. 19 FLD Command

The FLD command is complete when the two-word mantissa and the exponent have been loaded into the FPP from memory. The mantissa is loaded in microinstructions

WAIT (/00) and RDM2 (/01). The exponent is loaded in microinstruction RDEXP (/04). The flow then branches via OPER to microinstruction REQM (/14). Between $\operatorname{REQM}(/ 14)$ and the following $\operatorname{RESALU}(/ 03)$, the loaded data are cycled through the ALU/EALU to the floating-point accumulator (FA/EF). If the mantissa received from memory equals Zero, the OPER branch is via RESNU (/12) to load both the mantissa and exponent registers with zero.

## D. 20 FST Command

The FST command is controlled by the CPU; no FPP microinstructions are used and the FST is not shown on the flow diagram. CPU Bus-control timing signals BSYCPUAN and BOFF gate the FPP accumulator out onto the BIO lines (logic b). The BSYCPUAN signal also operates the Bus Selection Counter (logic d) to switch the three 16 -bit parts of the floating-point data onto the BIO lines.

## D. 21 FAD, FSU Commands

The double-word mantissa and the exponent are loaded into $M / E M$ by microinstructions WAIT (/00), RDM2 (/01), and RDEXP (/04). This operand is added to, or subtracted from, the operand in $F A / E F$. The difference between the add and subtract operations is in the logic control of the ALU during microinstruction ADSUM (/1B) or ADSUA3
(/OE). The branch at OPER depends on the conditions of the mantissa (Table D-1):

- RESNU (/12) if both mantissa are zero.
- RESFA $(/ 10)$ if only the new mantissa (M) is zero. The result is thus already in the accumulator (FA).
- REQPMM $(/ 13)$ if the mantissa in FA only is zero. The received mantissa is added to zero by microinstructions $\operatorname{REQPMM}(/ 13)$ and $\operatorname{ADSUM}(/ 1 B)$.
- TSTEXP $(/ 11)$ to test and align the exponents if both mantissa are other than zero.


## D. 22 FMU Command

A double-word mantissa and an exponent are loaded into $M / E M$ by microinstructions WAIT (/00), RDM2 (/01), and RDEXP (/04). The flow then branches via OPER to microinstruction MULI $(/ 18)$. The mantissa of the first operand, already loaded in $Q$, is shifted left one bit (MUL1, /18) and then right one bit (MUL2,/OC); this operation removes the unused bit-0 of the right word. The actual multiplication
is performed during repeated sequensor cycles during microinstruction ALGOMU (OD).

## D. 23 FDV Command

The divisor operand is loaded into $M / E M$ by microinstructions WAIT ( $/ 00$ ), RDM2 (/01), and RDEXP (/04). The flow then branches via OPER to microinstruction DIVI (/15). The dividend in FA is shifted right (SRFA in DIV2, /17) to ensure that the dividend is smaller than the divisne The divicinn is nerfnemed during repeated sequensor cycles during the microinstruction ALGODI (/OA).

## D. 24 LOGIC AND TIMING

The timings for the different FPP operations are provided together on Figure D-5
The control codes for the different logic operations are given on Figure D-6. Detailed logic diagrams are provided by figure D-7 at the end of this section; specific sheets (a to d) of the logic are referenced by the letter suffix only, in the following manner: Figure $D-7$, sheet $b$ is referenced as "logic $b$ ".

## D. 25 Microprogram Control (logic c)

The FPP operations are controlled by a selection of microinstruction control words stored in a read only memory (Control ROM). At time AP of a microinstruction cycle, a ROM address is selected and the ROM contents of that address are available to control the FPP logic for that cycle at time BP. Each microinstruction is shown as a separate block on the flow diagram, figure $D-4$, and the hexadecimal ROM address is given in each block. The complete contents of the microprogram control ROM are shown in the ROM listing, Table D-3.
D. 26 The microcommand bits from the ROM are grouped into functional fields that provide control for the different logic sections. The fields are listed and explained at the beginning of Table D-3.
D. 27 Microinstruction Addressing is provided by the Next Address Selection field of each microinstruction word; this field sets up the address for the following microinstruction. The three control bits from the ROM ( $\mu$ SNAO-2) control the SNA
multiplexer (logic c) for selecting an explicit address or of the addresses selected by the operation Branch Conditions (Table D-1). The address-control conditions selected via SNA, and ROM bits $\mu$ SNAO-2, select an address code from the ROM Address Logic (RAD). At the completion of the microinstruction, the rising-edge of AP which starts the next microinstruction clocks the new address into register RA, and the contents of another ROM word are present at the ROM output. The Next-Address control code is shown in Figure D-6.
 resalu r rest, siso, 0, alfa, afa, NCQ, MNC, EALZ, EMNC,EFLD, CTNC, 0 RDEXP $\quad$ OPER,SIB0, 0, ALEM, NFA, NCQ, MSB, EACB, EMLB, EFNC, CTLD, 0 result r expl, sigo, s, alfa, NFA, NCQ, mNC, fQEM, EMNC, EFNC, CTNC, 0 OVER R EXPO,S180, 0, ALFA, RFA, NCQ, MNC, EQEM, EMNC,EFPI, CINC, GFEVP UNORM R EXPO, M090, 0, ALFA, LFA, NCQ, MNC, EQEM, EMNC, EFMI, CTNC, GFEVN ADSUAI R EXPO,SI35, 0, ALFA, AFA, NCQ, MYQ, EQEM, EMNC,EFNC, CTNC, 0 ADSUAZ R EXPO,M090, 0, ALFA, RFA, NCQ, MNC, EQEM, EMNC, EFNC, CTMI, 0 ALGODI R EXPO, MI35, 0, DIVI, LFA, SLQ, MNC, EAMB, EMNC,EFNC, CTMI, GFEVF SUEX R EXPO,S135, 0, ALEM, NFA,NCQ, MYQ, EAMB, EMNC, EFNC, CINC, 0 MUL2 R EXPO, S135, 0, MULT, AFA, SRQ, MNC, EAPB, EMNC,EFNC, CTNC, 0 ALGOMU R EXPO,M135, 0, MULT, RFA, SRQ, MNC, EAPB, EMNC,EFNC, CTMI, GFEVF ADSUA3 R EXPO, S135, 0, SUAD, NFA, NCQ, MNC, EQFB, EMNC, EFNC, CTNC, 0 fXZEX R EXPO, Si35, 0, ALFA, AFA, NCQ, MNC, EQEM, EMNC, EFLD, CTNC, 0 NAME SNA SEQ E ALU FA $Q$ M EALU EM EF CT MISC. RESFA $\quad$ EXPO SI35 0 alfa NFA NCQ MNC EQFB EMNC EFNC CTNC 0 tStexp R AlGN Si80 0 alfa Nfa NCQ mNC EACB EMNC EFNC CTLD 0 RESNU $R$ EXPO SI35 0 ALUZ NFA NCQ MNC EALZ EMNC EFNC CINC 0 REQPMM R EXPI S135 0 ALUZ NFA NCQ MNC EQEM EMNC EFNC CTNC 0 REQM R EXPO SI35 0 ALEM NFA NCQ MNC EQEM EMNC EFNC CINC 0 DIVI $R$ EXPI SI35 0 alfa NFA NCQ MNC EQEM EMNC EFNC CTPI 0 UNMOP $R$ EXPI SI80 0 ALFA NFA NCQ MNC EQEM EMNC EFNC CTNC GFUNM DIV2 $R$ EXPO SI35 0 DIVI RFA NCQ MNC EAMB EMNC EFNC CINC 0 MULI $R$ EXPO SI35 0 ALUZ NFA SLQ MNC EAPB EMNC EFNC CTMI O DENORM R EXPI M090 0 ALFA RFA SRQ MNC EQEM EMNC EFNC CTPI GFFIX OVXDV $R$ EXPI 51800 ALFA NFA NCQ MNC EQEM EMNC EFNC CTNC GFXDV ADSUM $R$ EXPO 51350 ADSU AFA NCQ MNC EQEM EMNC EFNC CTNC 0 ALGM R EXPO 51350 ALEM NFA NCQ MNC EQEM EMNC EFNC CTNC 0 ALGFA R EXPI M090 0 ALFA RFA NCQ MNC EQEM EMNC EFNC CTPI 0 UPDAI $R$ EXPI S135 0 ALFA NFA LDQ MSB EQFB EMNC EFNC CTNC 0 UPDAZ $R$ EXPO SI35 0 ALEM NFA NCQ MYQ EQEM EMNC EFLD CTNC 0

Table D-3 Microprogram (ROM) Listing (C)


## D. 28 Sequensor (logic d)

The sequensor logic is driven by the OSCFLO timing signal from the CPU and the control commands. OSCFLO is derived directly from the CPU sequensor and has the same 22.5 MHz frequency, with a duration of 45 nsec . One FPP sequensor cycle is produced for each microinstruction. Each cycle begins with an AP pulse and ends when the next AP pulse starts the next cycle. At each AP time, a new microprogram address is loaded into register RA (logic c) to select the next microprogram. At time $B P$, the conditions specified by the microinstruction are executed, such as data transfer from one register to another, arithmetic operation, etc. The timing signals T1, T2, T3, T4 are used within the sequensor logic only.
D. 29 The sequensor is controlled by the microprogram to run in one four modes: S135, S 180, M090, M135. In either of the two single-cycle modes (S135, S 180), the sequensor produces a cycle of a fixed length (either 135 or 180 nsec ) and with a single BP pulse. In either of the two multiple-cycle modes (M090, M135), the sequensor produces a variable-length cycle where the BP pulse is repeated (every 90 or 135 nsec) until the repeat condition (REPCOND) is disabled. The Sequensor Cycles and the Repeat Condition code are shown on Figure D-6.
D. 30 Instruction Loading (logic d)

An FPP instruction is loaded into the K-register under CPU Bus control during a CPU Fetch microprogram, while the FPP idles in the WAlT microinstruction (/00). The FPP instruction code (Figure $D-6$ ) is loaded into the $K$-register on the trailing edge of BSYCPUAN/BN. The load-instruction timing is shown in Figure D-5.

## D. 31 Operand Loading

Operands are loaded into the FPP registers $M$ and EM during instruction FFL (to $M$ only), FLD, and the four arithmetic instructions. The operand source is the CPU for the FFL instruction and the memory for the other instructions (Figure D-2). Part or all of the three-word operand (double-word mantissa and one-word exponent) is loaded during microinstructions WAIT (/00), RDM2 (/01), and RDEXP (/04), according to the specific instruction.
D. 32 Operand loading is performed under CPU Bus control. The Bus timing is shown on Figure D-4. The CPU control signals BSYCPUAN and TMFN together enable the sequensor $T 3$ count (logic d). Gating the operand word from the BIO lines into the $M$ or $E M$ register is controlled by the microprogram control bits (Figure D-6); in both cases, the data are gated on the leading edge of BP.

## D. 33 Store Operand

A Store-Operand operation is performed under CPU Bus control to transfer an integer operand to the CPU (FFX instruction) or to transfer a floating-point operand to the memory (FST instruction). The timing is shown on Figure D-5. The CPU contral signals BOFFN and BSYCPUAN/BN (logic d) are used to enable the sequencing of Bus-selection bits BIOSO/S1. The same two control signals gate the selected data onto the BIO lines (logic b).

## D. 34 FPP Operation Control

The FPP operation processing is controlled by CPU signal FLOACT (Figure D-5;
logic d) which is derived from the CPU microprogram bit GFLOT. FLOACT is received at the beginning of an FFX instruction. FLOACT controls the IDLE branch of the microprogram control to start the FFX operation. For the FLD and the four arithmetic instructions, FLOACT is received near the end of the CPU instruction to time the actual processing and to synchronise the end of the operation. FLOACT is a condition for loading the $C R$ in the CPU.
instruction loading


Note: CPU drops BSYCPUAN of fixed time for Fetch
$\geq$ _
OPERAND LOADING


FLD, FAD, FSU, FMU, FDV Instructions


Figure D-5 FPP Timing (A)


Word-Select Count


fPP OPERATION PROCESSING

Figure D-5 FPP Timing (B)

Figure D-5 FPP Timing (B)

| ROM <br> Command | Sequensor Cycles |  |  |  |
| :---: | :---: | :---: | :---: | :---: |
|  0 90 135 <br>  5135   <br>   $A P$  <br>   $B P \mid A P$  |  |  |  |  |
|  |  |  |  |  |
|  |  |  |  |  |
|  |  |  |  |  |
|  |  |  |  |  |
|  |  |  |  |  |
|  |  |  |  |  |
|  |  |  |  |  |
|  |  |  |  |  |
| CT2 1 0 $F F$ |  |  |  |  |
|  |  |  |  |  |
|  |  |  |  |  |  |  |  |  |

$S=$ Single Cycle M = Multiple Cycle
REPEAT CONDITION

| MUEFON | ALBUF2 | ALBUF3 | REPCOND |
| :---: | :---: | :---: | :---: |
| 0 | 0 | 0 | 0 |
| 0 | 0 | 1 | 1 |
| 0 | 1 | 0 | 1 |
| 0 | 1 | 1 | 0 |
| 1 | 0 | 0 |  |
| 1 | 0 | 1 | $-\overline{\text { REPTCN }}$ |
| 1 | 1 | 0 |  |
| 1 | 1 | 1 |  |

INSTRUCTION CODES

| Inst. | BlO Lines, and K-Reg. Bits |  |  |  |  |  |  |  | K DECODE |  |  |  |  |  | KDVFLD | FLFX |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  |  |  |  |  |  |  | SST (K05) |  |  | INST |  |  |  |  |
|  | 4 | 5 | 6 | 7 | 8 | 9 | 10 | 15 | 0 | 1 | 2 | 0 | 1 | 2 |  |  |
| FFL | 1 | 0 | 0 | 1 | 0 | 0 | 0 | 0 | 0 | 1 | 0 | 0 | 1 | 0 | 0 | 1 |
| FFX | 1 | 0 | 0 | 1 | 0 | 0 | 0 | 1 | 0 | 1 | 1 | 0 | 1 | 1 | 0 | 1 |
| FLD | 0 | 0 | 0 | 1 | 0 | - | - | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 1 | 0 |
| FST | 0 | 0 | 0 | 1 | 0 | - | - | 1 | - | - | - | - | - | - | - | - |
| FAD | 1 | 1 | 0 | 0 | 0 | - | - | - | 1 | 0 | 0 | 1 | 0 | 0 | 0 | 0 |
| FSU | 1 | 1 | 0 | 1 | 0 | - | - | - | 1 | 0 | 1 | 1 | 0 | 1 | 0 | 0 |
| FMU | 1 | 1 | 1 | 0 | 0 | - | - | - | 1 | 1 | 0 |  | 1 | 0 | 0 | 0 |
| FDV | 1 | 1 | 1 | 1 | 0 | - | - |  | 1 | 1 | 1 |  | 1 | 1 | 1 | 0 |



Figure D-6 Logic Control Codes (B)


Field 0 - Next Address Selection

|  |  |  | (see Table D-1) |
| :---: | :---: | :---: | :---: |
| 0 | EXPO | 00 | Explicit, oddress </10 |
| 1 | IDLE | 00 | Ide test |
| 2 | TEFL | 01 | Read exponent or FFL test |
| 2 | 只他 | 0 i | Resuir est |
| 4 | Expl | 10 | Explicit, address >/OF |
| 5 | IFIX | 10 | Fix test |
| 6 | AlIGN | 11 | Alignment test |
| 7 | OPER | 11 | Operation test |


| Field 1-Sequensor |
| :--- |
|  |
|  |
| 0 |

Field 2 - End

|  | $\mu$ END | Microinstruction /05 only |  |
| :---: | :---: | :---: | :---: |
| 1 | $S$ | 1 | End of Process |


| Field 3 - Mantissa ALU Selection |  |  |  |
| :---: | :---: | :---: | :---: |
|  |  |  |  |
| 0 | Alfa | $\begin{array}{llll}0 & 0 & 0 & 0\end{array}$ | (FA) . ALUM |
| 1 | aluz | $\begin{array}{llll}0 & 0 & 0 & 1\end{array}$ | Zero-ALUM |
| 2 | ALEM | $\begin{array}{llll}0 & 0 & 1 & 0\end{array}$ | (M) - ALUM |
| 4 | MULT | $\begin{array}{llll}0 & 1 & 0 & 0\end{array}$ | (FA) + or - (M) - ALUM * MULTI Algorithm |
| 8 | ADSU | 1000 | (FA) + or - (M) - ALUM*K07 |
| 10 | SUAD | 1010 | (M) + or - (FA) - ALUM*K07 |
| 12 | DIVI | 1100 | (FA) + or - (M) - ALUM* DIVI Algorithm |

Figure D-6 Logic Control Codes (C)
Figure D-6 Logic Control Codes (D)


## D. 35 STATUS AND INTERRUPTS

The floating-point instruction executions are not interruptable; if a Memory Management Unit detects a Page Fault, the floating-point instruction is stopped like any other instruction. An abnormal condition detected during a floating-point instruction execution sets the corresponding flag in the status register, sets the condition register to 3 , and generates a Floating-Point interrupt. The FloatingPoint interrupt can be connected only to one of the eight internal interrupts (refer to CPU Section 1, Interrupt System).
D. 36 At the moment any error condition is detected, the activating status register bit loads the instruction code from the D-register into the INST register. The INST code is then included with the status word to specify which instruction type caused the error. The system should respond to the FPP interrupt by sending an SST instruction with device oddress equal to zero. The floating-point status is then transferred to the CPU, as follows:

STATUS


* If Unnormalized is set, the operation is aborted, no other flag is set, and the FPP accumulator remains unchanged.
D. 37 The interrupt and the error bit (right byte) of the status word are reset at the end of an SST instruction. If another floating-point instruction is performed before the SST instruction is received, the error bits of the status word indicate the accumulated status (logical Or) of both instructions. The INST code in the left byte, however, retains the code for the first instruction where error status was set.


## D. 38 SIGNAL LIST

A complete list of all FPP input and output signals is given in Table D-4.
D. 39 CARD LAYOUT

The layout of the FPP card is provided in Figure D-8. There are no U-links or other operator controls located on the FPP card.
D. 40 PARTS LIST

A list of FPP components is provided in Table D-5.

Table D-4 FPP Signal List

| Signal | Conn. | Logic <br> Sheet | Remarks |
| :---: | :---: | :---: | :---: |
| INPUT TOFPP |  |  |  |
| B1O00-15N | 3--- | D |  |
| BOFFN | 5 B 13 | D | BIO contents must be defined by the FPP |
| BSYCPUAN | 5 A12 | D | CPU is master of the Bus |
| CLEARN | 3 A39 | D |  |
| FLOACT | 5 All | D | CPU activation signal for FFX and CR |
| GFETCH | 5 A13 | D | CPU fetch cycle |
| MFAULTN | 5B20 | D | MMU detects a Page Fault |
| OSCFLO | 5 A 17 | D | CPU clock signal |
| TMFN | 5812 | D | CPU microcommand bit |
| TMPN | 3 A 31 | D | Bus timing from CPU for SST dialogue |
| TRMN | 3A28 | D | Bus timing from memory |
| OUTPUT FROM FPP |  |  |  |
| ACN | 3 A34 | D | Accept for SST command |
| BIO00-15N | 3--- | B |  |
| DONEFN | 5A14 | C | FPP operation was done |
| FLOCRO | 5B14 | C | FPP condition register bits to CPU |
| FLOCRI | 5 Al 5 | C |  |
| FPPABS | 5B15 | C | Held inactive when FPP board is inserted |
| INTFPPN | 3 A16 | D | FPP interrupt |
| TPMN | 3 A32 | D | Bus timing to CPU for SST command |








Table D-5 FPP Par's List

| Reference | Descriplion | 12NC Code |
| :---: | :---: | :---: |
|  | Printed circuit | 511110005901 |
| A3, C1, C3, 10, | Integrated circuil 7400 |  |
| 14, E6, 50. | Integrated circuit 7402 |  |
| RO, C2,17. | Integrated circuit 7404 |  |
| 05. | Integroted circuil 7408 |  |
| 13, 16, 18, 18, P2, P5. | Integrated circuil 7416 |  |
| B3, С5.40. | Integrated circuil 7425 |  |
| Ds. | Integrated circuit 7427 |  |
| 11. | Integroted circuil 7430 |  |
| vo. | Integrated circuit 7437 ant | + 3 |
| ${ }^{81,84 . C 4 .}$ | Integrated 'circuit 7474 | 1- |
| V8,w6, $\times 4, \times 5$. | Integrated circuil 7485 | - ${ }^{\text {a }}$ |
| B2. | Integrated circuil 745138 |  |
| HI2,K4. | Integrated circuit 74151A |  |
| D4, Q2, Q4-7,R2,R4, R7. |  |  |
| P7. $\mathrm{U1}$. | Integrated circuit 74157. |  |
| 14,16, K8, P3, P6, Q8, R3, R6, V1, VA. | Integroted circuit 74174 |  |
| 12,14,16, 18. | Integroted circuit 74181 \% $0^{\text {a }}$ |  |
| v6. | Integroted circuit $74182^{\circ}$ |  |
| co, cs. | Integrated circuir 74511 |  |
| $r 1$. | Integrofed cirçut 27 21 (825129) |  |
| $\mathrm{H} 2, \mathrm{H4}, \mathrm{H}, \mathrm{H8}, \mathrm{O} 2, \mathrm{O} 4, \mathrm{O}, \mathrm{OB}, \mathrm{R8}, 53,55$, 57. | Integroted circuir 74298 |  |
| D0, E3, L7, N3, Q1, V2. | Integroted circuit 74500 |  |
| v3. | - Integroled circuir 74502 |  |
| D2, D3, E0, 16, P9, 10, W3. | Integroted cir uvit 74504 |  |
| w2. | Incegrated circuit 74510 |  |
| ws. | Integroted circuit 74530 |  |
| DI, E1, GO,L4. | Integrated circuit 74564 |  |
| [1,G1,H1, 13, K2,13. | integroled circuit 74574 |  |
| 10,K3, K6, 11, 12, M1. | Integroted circuit 74515 | \% 4 |
| k7,15. | - Integrated circuip 745153 |  |
| 15, 14, 55, V5. | Integroted circuit 745174 |  |
| ES, P4. | Integrated circuir 745182 |  |
| +2, $14,56,18, M 2, M 5, M 6, M 8$. | Antegrated circuit 745281 |  |
| 143,145, H7, 18, O3, O5, O7, P8, P1, 51. | Integrated circuit 7415174A |  |
| f0, Q3 | Inlegroted circuit 745175 |  |
| -0, MO, OO, PI, PO. | Integrated circuit 180\| |  |
| 10, no, PO, Qo. | Yniegroted circuil RECOES 3 |  |
| R5,52,54,56,58, W4. | Integroted circiol 5 N445169J |  |
| 11. | Integrated cifcuis 2681 ( 74488 A ) | \% $3 \cdot 1$ |
| 12. | Integrated circuil 26911 (74188A) |  |
| 12. | Integroted circuit 2701 (74188A) |  |
| 11. | Sntegreted circuir 274ty (81894) |  |

Table D-5 FPP Parts List contd.


| $1801$ | $7400$ |  | $7416$ |
| :---: | :---: | :---: | :---: |
| 2681  <br> 2691  <br> 2701  <br> 2711  | 7402 | $7410$ | $7425$ |
| $2721$ |  | $7411$ | $7427$ |


|  |  | $74138$ $\square$ | 74157 |
| :---: | :---: | :---: | :---: |
| $7437$ | $7485$ <br> 749 | 74151 | $74169$ <br> 74169 $\qquad$ |
|  |  |  | 74174 <br> 74174 $\qquad$ |


| 74175 <br> 74175 | 74182 <br> OOK-AHEAO CARRY GENERATOR <br> npurs | $74281$ | REC 0613 |
| :---: | :---: | :---: | :---: |
| 74181 <br> ARIIHNETIC LOGIC UNIT | 74188 <br> $74188 A$ <br> 256-811 PROGRAMTAEIf READ-ONLY MEMORY <br> Organized es 32 Words of 8 Bits Each | $\begin{aligned} & \text { (6) } \\ & \square \\ & \square \end{aligned}$ | . |
|  | $74194$  | $82129$ |  |

